



Real Time Clock Module **RTC-4543SA/SB**

SEIKO EPSON CORPORATION

NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the
 applicable export control laws and regulations and follow the procedures required by such laws and
 regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific
 applications that require extremely high reliability, such as the applications stated below, you must
 obtain permission from Seiko Epson in advance.

/ Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.

 All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

CONTENTS

1. OVERVIEW 1
2. BLOCK DIAGRAM1
3. PIN CONNECTIONS
4. PIN FUNCTIONS
5. ELECTRICAL CHARACTERISTICS 3 5-1. ABSOLUTE MAXIMUM RATINGS 3 5-2. OPERATING CONDITION 3 5-3. FREQUENCY CHARACTERISTICS 3 5-4. DC CHARACTERISTICS 3 5-5. AC CHARACTERISTICS 3 5-6. TIMING CHARTS 5
6. TIMER DATA ORGANIZATION
7. DESCRIPTION OF OPERATION 7 7-1.DATA READS. 7 7-2. DATA WRITES. 7 7-3. DATA WRITES (DIVIDER RESET) 8 7-4. FOUT OUTPUT AND 1 HZ CARRIES 8
8. EXAMPLES OF EXTERNAL CIRCUITS9
9. EXTERNAL DIMENSIONS 10
10. LAYOUT OF PACKAGE MARKINGS
11. REFERENCE DATA11
12. APPLICATION NOTES

32-kHz Output Serial RTC Module

RTC - 4543 SA/SB

- Built-in crystal permits operation without requiring adjustment
- Built-in time counters (seconds, minutes, hours) and calendar counters (days, days of the week months, years)
- Operating voltage range: 2.5 V to 5.5 V
- Supply voltage detection voltage: 1.7 ±0.3 V
- Low current consumption: 1.0 μA/2.0 V (Max.)
- Automatic processing for leap years
- Output selectable between 32.768 kHz/1 Hz

1. Overview

This module is a real-time clock with a serial interface and a built-in crystal oscillator. This module is also equipped with clock and calendar circuits, an automatic leap year compensation function, and a supply voltage detection function.

In addition, this module has a 32.768 kHz/1 Hz selectable output function for hardware control that is independent of the RTC circuit.

This module is available in a compact SOP 14-pin package (RTC-4543SA) and a thin SOP 18-pin package (RTC-4543SB).

2. Block diagram



3. Pin Connections



4. Pin Functions

Signal	Pin No. SOP-14pin (SOP-18pin)	I/O	Function
GND	1 (9)		Connects to negative (-) side (ground) of the power supply.
CE	3 (8)	Input	Chip enable input pin. When high,the chip is enabled. When low,the DATA pin goes to high impedance and the CLK,DATA,and WR pins are not able to accept input.In addition, when low,the TM bit is cleared.
FSEL	4 (7)	Input	Serect the frequency that is output from the FOUT pin. High : 1 Hz Low : 32.768 kHz
WR	5 (6)	Input	DATA pin input/output switching pin. High : DATA input (when writing the RTC) Low : DATA output (when reading the RTC)
FOE	6 (5)	Input	When high, the frequency selected by the FSEL pin is output from the FOUT pin. When low, the FOUT pin goes to high impedance.
Vdd	9 (14)		Connects to positive (+) side of the power supply.
CLK	10 (12)	Input	Serial clock input pin. Data is gotten at the rising edge during a write, and data is output at the rising edge during a read.
DATA	11 (11)	Bi-directional	Input/outout pin that is used for writing and reading data.
FOUT	14 (10)	Output	Outputs the frequency selected by the FSEL pin. 1 Hz output is synchronized with the internal one-second signal. This output is not affected by the CE pin.
N.C.	2,7,8,12,13 (1,2,3,4,13, 15,16,17,18)		Although these pins are not connected internally, they should always be left open in order to obtain the most stable oscillation possible.

* Always connect a passthrough capacitor of at least 0.1 μ F as close as possible between V_{DD} and GND.

5. Electrical Characteristics

5-1. Absolute Maximum Ratings

Item	Symbol	Conditions	Min.	Max.	Unit
Supply voltage	Vdd		-0.3	7.0	V
Input voltage	VI	Ta=+25 °C	GND-0.3	Vdd+0.3	V
Output voltage	Vo		GND-0.3	Vdd+0.3	V
Storage temperature	Tstg	-	-55	+125	О°

5-2. Operating Condition

Item	Symbol	Conditions	Min.	Max.	Unit
Operating supply voltage	Vdd	-	2.5	5.5	V
Data holding voltage	VCLK	-	1.4	5.5	V
Operating temperature	Topr	No condensation	-40	+85	°C

5-3. Frequency Characteristics

Item	Symbol	Conditions	Max.	Unit
Frequency tolerance	∆f/fo	Ta=+25 °C , V _{DD} =5.0 V	5 ± 23 *	×10 ⁻⁶
Frequency temperature characteristics	Тор	-10to+70 °C +25 °C ref	+ 10 / - 120	×10 ⁻⁶
Frequency voltage characteristics	f/V	Ta=+25 °C , V _{DD} =2.0 to 5.5 V	± 2	×10 ⁻⁶ /V
Oscillation start time	t STA	Ta=+25 °C , VDD=2.5 V	3	S
Aging	fa	Ta=+25 $^{\circ}$ C , VDD=5 V , first year	± 5	×10 ⁻⁶

* Monthly deviation: Approx. 1 min.

5-4. DC Characteristics

		Unless sp	ecified otherwise: V	/DD = 5 V :	± 10 %, T	a = - 40 to +	-85 °C
Item	Symbol	Co	onditions	Min.	Тур.	Max.	Unit
Current consumption(1)	IDD1	Vdd=5.0 V	CE=L , FOE=L		1.5	3.0	μA
Current consumption(2)	IDD2	Vdd=3.0 V	FSEL=H		1.0	2.0	μA
Current consumption(3)	IDD3	Vdd=2.0 V			0.5	1.0	μΑ
Current consumption(4)	IDD4	Vdd=5.0 V	CE=L , FOE=H		4.0	10.0	μA
Current consumption(5)	IDD5	Vdd=3.0 V	FSEL=L		2.5	6.5	μA
Current consumption(6)	IDD6	VDD=2.0 V	No load on the FOUT pin		1.5	4.0	μA
Input voltage	Vін	WR,DATA,CE,CLK,		0.8 Vdd			V
	Vi∟		,FSEL pins			0.2 Vdd	V
Input off/leak current	IOFF	WR,CE,CLK,FOE,FSEL pins VIN = VDD or GND				0.5	μΑ
	VOH(1)	Vdd=5.0 V	Iон=-1.0 mA	4.5			V
Output voltage	VOH(2)	Vdd=3.0 V	DATA , FOUT pins	2.0			V
	VOL(1)	Vdd=5.0 V	IoL= 1.0 mA			0.5	V
	VOL(2)	Vdd=3.0 V	DATA , FOUT pins			0.8	V
Output load condition (fanout)	N/CL	FOUT pin		2 LS	TTL / 30 p	oF Max.	
Output leak current	lozн	VOUT=5.5 V DATA , FOUT pins		-1.0		1.0	μΑ
	Iozl	Vout=0 V	DATA , FOUT pins	-1.0		1.0	μΑ
Supply voltage detection voltage	Vdt			1.4	1.7	2.0	V

5-5. AC Characteristics

	Unless s	pecified oth	nerwise: Ta	= - 40 to +	85 °C, CL =	= 50 pF
Item	Symbol	Vdd=5 \	/ ± 10 %	Vdd=3 V \pm 10 %		Unit
		Min.	Max.	Min.	Max.	
CLK clock cycle	tCLK	0.75	7800	1.5	7800	μs
CLK low pulse width	t CLKL	0.375	3900	0.75	3900	μs
CLK high pulse width	t CLKH	0.375	3900	0.75	3900	μs
CLK setup time	t CLKS	25		50		ns
CE setup time	tCES	0.375	3900	0.75	3900	μs
CE hold time	t CEH	0.375		0.75		μs
CE enable time	tCE		0.9		0.9	S
Write data setup time	tSD	0.1		0.2		μs
Write data hold time	tHD	0.1		0.1		μs
WR setup time	tWRS	100		100		ns
WR hold time	twrh	100		100		ns
DATA output delay time	t DATD		0.2		0.4	μs
DATA output floating time	tDZ		0.1		0.2	μs
Clock input rise time	tr1		50		100	ns
Clock input fall time	tf1		50		100	ns
FOUT rise time (CL=30 pF)	tr2		100		200	ns
FOUT fall time (CL=30 pF)	tf2		100		200	ns
Disable time (CL=30 pF)	txz		100		200	ns
Enable time (CL=30 pF)	tzx		100		200	ns
FOUT duty ratio (CL=30 pF)	Duty	40	60	40	60	%
Wait time	tRCV	0.95		1.9		μs

5-6. Timing Charts

(1) Data read



(2) Data write



(3) FOUT output



(4) Disable/enable



6. Timer Data Organization

- The counter data is BCD code.
- Writes and reads are both performed on an LSB-first basis.

	MSB		1	1		1	1	LSB
Second (0 to 59)	FDT	s40	s20	s10	s8	s4	s2	s1
Minutes								
(0 to 59)	*	mi40	mi20	mi10	mi8	mi4	mi2	mi1
Hour (0 to 23)	*	*	h20	h10	h8	h4	h2	h1
Day of the week (1 to 7)					*	w4	w2	w1
Day(1 to 31)	*	*	d20	d10	d8	d4	d2	d1
ī								
Month (1 to 12)	ТМ	*	*	mo10	mo8	mo4	mo2	mo1
1								
Year (0 to 99)	y80	y40	y20	y10	y8	y4	y2	y1

• Calendar counter.

From 1 Jan 2001 to 31 Dec 2099, it is updated by an automatic calendar function.

If a year is 4 multiples, it is a leap year, then date is updated

in order to 28 Feb, 29 Feb, Mar 1.

Because there is the case that a leap year does not match when using data of year of except the Christian era, please be careful.

Data of a day of the week run in cycles with 7 from 1.

A recommended example are 1=Sun, 2=Mon,,,6=Fri, 7=Sat.

- Clock counter. Only 24 hours system is supported.
- *bits. These bits are used as memory.
- TM bit. This is a test bit for shipping test. Always clear this bit to "0".
- FDT bit: Supply voltage detection bit
 - \bullet This bit is set to "1" when voltage of 1.7 ± 0.3 V or less is detected between VDD and GND.
 - The FDT bit is cleared if all of the digits up to the year digits are read.
 - Although this bit can be both read and written, clear this bit to "0" in case of the write cycle.



The supply voltage detection circuit monitors the supply voltage once every 0.5 seconds; if the supply voltage is lower than the detection voltage value, the FDT bit is set to "1".

7. Description of Operation



- 1) When the WR pin is low and the CE pin is high, the RTC enters data output mode.
- At the first rising edge of the CLK signal, the clock and calendar data are loaded into the shift 2) register and the LSB of the seconds digits is output from the DATA pin.
- 3) The remaining seconds, minutes, hour, day of the week, day, month, and year data is shifted out, in sequence and in synchronization with the rising edge of the CLK signal, so that the data is output from the DATA pin.

The output data is valid until the rising edge of the 52nd clock pulse; even if more than 52 clock pulses are input, the output data does not change.

If data is required in less than 52 clock pulses, that part of the data can be gotten by setting the 4) CE pin low after the necessary number of clock pulses have been output.

Example: If only the data from "seconds" to "day of the week" is needed: After 28 clock pulses, set the CE pin low in order to get the data from "seconds" to "day of the week."

- When performing successive data read operations, a wait (tRCV) is necessary after the CE pin 5) is set low.
- Note that if an update operation (a one-second carry) occurs during a data read operation, 6) the data that is read will have an error of -1 second.
- 7) Complete data read operations within tCE (Max.) = 0.9 seconds, as described earlier.
- 7-2. Data writes



- 1) RTC 4543 shifts to data input state by condition of WR terminal ="H",CE terminal ="H".
- 2) Writing-data synchronize to a rising edge of CLK, and it inputs into an RTC from LSB of sec.
- 3) Inside counter less than second is reset between falling edges of first CLK from a rising edge of next CLK.
- And update of Clock register is prohibited by the first falling edge of CLK.

4) In writing of data to RTC, all 52 clock is necessary. When CE goes to LOW before the 52 bits transmission is completed, there is the possibility that * ,FDT and a year digit were destroyed. If a serial communication break occurs, do verify 8 bits of * bit and FDTbit and year data.

- 5) In a rising edge of 52 clock, all data is written to RTC. Data after 53 bits is ignored.
- 6) When CE goes to LOW, RTC re-starts update. Please finish write access within 0.9 second = tCE (Max.).
- 7) Between write access and read access, recovery timing(tRCV) is necessary. Please do not set the time and date which is non-existence.

7-3. Data writes (Divider Reset)

CE		
WR		
CLK		
DATA	N Seconds s1 s2 xs4 xs8 xs10 xs20 xs40 xs40 xs40 xs40 xs40 xs40 xs40 xs4	
Timer,counter	N seconds 0 seconds N second	ds
Divider reset Pulse		
Carry stop Pulse		

After the counter is reset, carries to the seconds digit are halted. After the data write operation, the prohibition on carries to the seconds counter is lifted by setting the CE pin low. Complete data write operations within tCE (Max.) = 0.9 seconds, as described earlier.

7-4. FOUT output and 1 Hz carries



During a data write operation, because a reset is applied to the Devider counter (from the 128 Hz level to the 1 Hz level) after the CE pin goes high during the time between the falling edge of the first clock cycle and the rising edge of the second clock cycle, the length of the first 1 Hz cycle after the data write operation is $1.0 \text{ s}^{+0/-7.8\text{ms}}$ +tCES+tCLK. Subsequent cycles are output at 1.0-second intervals.

The 1-Hz signal that is output on FOUT is the internal 1-Hz signal with a 15.6-ms shift applied.

8. Examples of External Circuits





• Example 2. When used as a clock source (oscillator)



9. External Dimensions



10. Layout of Package Markings



11. Reference Data



Note : This data shows values obtained from a sample lot.

Supply voltage (VDD)[V]

-2.0

1.0

0.0

2.0

3.0

4.0

Supply voltage (VDD) [V]

5.0

12. Application notes

1) Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater that $0.1 \,\mu\text{F}$ as close as possible to the power supply pins (between VDD and GNDs). Also, avoid placing any device that generates high level of electronic noise near this module.

* Do not connect signal lines to the shaded area in the figure shown in Fig. 1 and, if possible, embed this area in a GND land. (3) Voltage levels of input pins

When the input pins are at the mid-level, this will cause increased current consumption and a reduced noise margin, and can impair the functioning of the device. Therefore, try as much as possible to apply the voltage level close to VDD or GND.

(4) Handling of unused pins

Since the input impedance of the input pins is extremely high, operating the device with these pins in the open circuit state can lead to unstable voltage level and malfunctions due to noise. Therefore, pull-up or pull-down resistors should be provided for all unused input pins.

2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed. * See Fig. 2 profile for our evaluation of Soldering heat resistance for reference.

(2) Mounting equipment

While this module can be used with general-purpose mounting equipment, the internal crystal oscillator may be damaged in some circumstances, depending on the equipment and conditions. Therefore, be sure to check this. In addition, if the mounting conditions are later changed, the same check should be performed again.

(3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.



Application Manual

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTER	214 Devcon Drive, San Jose, CA 95112, U.S.A.
	Phone: (1)800-228-3964
	FAX :(1)408-922-0238
	http://www.eea.epson.com
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A. Phone: (1)847-925-8350
	Fax: (1)847 925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1)800-249-7730 (Toll free) : (1)310-955-5300 (Main) Fax: (1)310-955-5400

EUROPE

EPSON EUROPE ELECTRONICS GmbH

HEADQUARTER	Riesstrasse 15, 80992 Munich, Germany
	Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110
	http://www.epson-electronics.de

ASIA

EPSON (China) CO., LTD.	
HEADQUARTER	7F, Jinbao Building No.89 Jinbao Street Dongcheng District, Beijing, China, 100005
	Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120 http://www.epson.com.cn/ed/
Shanghai Branch	High-Tech Building,900 Yishan Road Shanghai 200233,China
	Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677
Shenzhen Branch	12/F, Dawning Mansion,#12 Keji South Road, Hi-Tech Park,Shenzhen, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838
EPSON HONG KONG LTD.	
	Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong
	Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch)
	http://www.epson.com.hk
EPSON TAIWAN TECHNOI	LOGY & TRADING LTD.
	14F, No.7, Song Ren Road, Taipei 110
	Phone: (886) 2-8786-6688 Fax: (886)2-8786-6660
	http://www.epson.com.tw/ElectronicComponent
EPSON SINGAPORE PTE.	LTD.
	No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633. Phone: (65)- 6586-5500 Fax: (65) 6271-3182
	http://www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page
SEIKO EPSON CORPORA	TION KOREA Office
	5F (63Bldg.,Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul, 150-763, Korea Phone: (82) 2-784-6027 Fax: (82) 2-767-3677 http://www.epson-device.co.kr

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

http://www5.epsondevice.com/en/guartz/index.html