



Real Time Clock Module **RX-8035SA/LC**

SEIKO EPSON CORPORATION

NOTICE

- This material is subject to change without notice.
- Any part of this material may not be reproduced or duplicated in any form or any means without the written permission of Seiko Epson.
- The information about applied circuitry, software, usage, etc. written in this material is intended for reference only. Seiko Epson does not assume any liability for the occurrence of infringing on any patent or copyright of a third party. This material does not authorize the licensing for any patent or intellectual copyrights.
- When exporting the products or technology described in this material, you should comply with the
 applicable export control laws and regulations and follow the procedures required by such laws and
 regulations.
- You are requested not to use the products (and any technical information furnished, if any) for the development and/or manufacture of weapon of mass destruction or for other military purposes. You are also requested that you would not make the products available to any third party who may use the products for such prohibited purposes.
- These products are intended for general use in electronic equipment. When using them in specific applications that require extremely high reliability, such as the applications stated below, you must obtain permission from Seiko Epson in advance.

/ Space equipment (artificial satellites, rockets, etc.) / Transportation vehicles and related (automobiles, aircraft, trains, vessels, etc.) / Medical instruments to sustain life / Submarine transmitters / Power stations and related / Fire work equipment and security equipment / traffic control equipment / and others requiring equivalent reliability.

• All brands or product names mentioned herein are trademarks and/or registered trademarks of their respective.

Contents

1. Overview 1.1. Features	
2. Block Diagram	1
 3. Pin Descriptions	2
4. Absolute Maximum Ratings	3
5. Recommended Operating Conditions	3
6. Frequency Characteristics	3
 7. Electrical Characteristics	4 5
 8. Usege 8.1. Overview of Functions 8.2 Automatic battery switch-over circuit. 8.3. Register table 8.4 Time stamp functions. 8.4.1. EDFG bit 8.4.2 Time stamp registers. (BANK=1,address 0-6h) 8.4.3 EDCH1,EDCH2 Indication bit of event input terminal. 8.4.4EDFG bit of event detection function. 8.4.5 Event detection function. 8.5 Clock Precision Adjustment Function 8.6 Periodic Interrupt Function. 8.7 Alarm Interrupt Function 8.8. The various detection Functions. 8.9 Overview of I2C-BUS. 	7 8 10 18 18 18 18 18 1
9. External Connection Example	36
10. External Dimensions / Marking Layout 10.1. External Dimensions 10.2. Marking Layout	37
11. Reference Data	38
12. Application notes	.39

I²C-Bus Interface Real-time Clock Module

RX - 8035 SA / LC

1. Overview

The RX-8035 is an I²C bus interface Real-time clock module which includes a 32.768kHz quartz oscillator that has been adjusted for high precision \pm 5 ppm at +25°C.

This module provides time-stamp function and automatic battery switch-over circuit with low currents current consumption. And provides six types of interrupts, dual alarm function, oscillation stop detection, and power supply voltage monitoring. Since the internal oscillation circuit is driven by regulated voltage, 32.768kHz precision is stable and free of voltage fluctuation effects.

The RX-8035 is most suitable for power reduction, resource expansion of CPU, elimination of parts, improvement of tamper performance of a system in all electrical equipment.

1.1. Features

- Built-in 32.768kHz crystal unit : Frequency adjusted for high accuracy (\pm 5 × 10⁻⁶ at 25°C).
- Available automatic battery backup switch-over function.
- When internal power supply was switched from VDD to battery, I²C-interface is inhibited, and Time data are protected automatically.
- Available time-stamp function and interrupt out to CPU by trigger input from two event input ports.
- Time-stamp function is available in supply from VDD or VBAT.
- Includes time (H/M/S) and calendar (YR/MO/WEEK/DATE/DAY) counter functions (BCD code)
- Selectable 12-hour mode or 24-hour clock mode.
- Auto calculation of leap years until 2099. (2100 is not leap year.)
- Dual alarm functions (Alarm_Wk: Day of week, Hour, Min. Alarm_Mo: Month, Day, Hour, Min)
- Oscillation stop detection function (used to determine reliability of internal data)
- Battery voltage monitoring function.
- Periodic interrupt function (Rate : Monthly, Hourly, every minute, every second, 0.5sec, OFF.)
- Built-in clock precision control logic
- 32.768kHz output. C-MOS
- Supports I²C-Bus's high speed mode (400 kHz)
- Wide clock voltage range: 1.0 V to 5.5 V
- Low current consumption: 350nA 3.0 V (Typ.) 8035SA

2. Block Diagram



3. Pin Descriptions

3.1. Pin Layout



3.2. Pin Functions

Signal name	1/0	Function
EVIN1	I	Event input terminal 1 for timestamp request. Built in de-bounce circuit. There is no built in resistor. A High level signal is a detection event.
EVIN2	Ι	Event input terminal 2 for timestamp request. Built in de-bounce circuit and pull-down resistor. A High level signal is a detection event.
RES	0	 While monitoring VDD input voltage, if the voltage is equal or lower than VD2B, this output level is "L". When RES becomes "L", SW1 is open, and SW2 turns on. As a result, power is supplied from VBAT pin. When VDD is equal to VB2D or more, SW1 is closed, and SW2 is opened. After tDELAY passed, RES changes to Hi-Z status. It means system supply is stable. (SW1 and SW2: Please see Block diagram.)
SCL	Ι	Serial-clock input for I^2C communications. Up to 5.5 V can be used for this input, regardless of the power supply voltage. When V _{DD} is lower than VD2B, I^2C interface is inactive.
SDA	I/O	Serial data inputs and outputs (N-ch open drain) for I ² C communications. Be sure to connect a suitable pull-up resistor relative to the signal line capacitance.
CLKOUT	0	32.768kHz CMOS output between GND to VDD. It is always active.
INTRA	0	Outputs Alarm_Mo and event detection interrupts. N-ch open drain type.
INTRB	0	Outputs Alarm_Wk and periodic interrupts. N-ch open drain type.
Vdd	-	Input for main positive power supply. Be sure to connect a bypass capacitor rated at least 0.1 μ F between VDD and GND.
VBAT	-	Connect a battery or capacitor for backup power supply. Normally, power is supplied from VDD to the IC. If VDD level is equal or less than VD2B, power is supplied from this pin.
VOUT	0	Output of internal power source for outside devices. And the secondary battery can be connected. Be sure to connect a bypass capacitor rated at least 0.1 µF between VOUT and GND.
GND	-	For ground.
N.C.	-	Do not connect. Keep open.

Note: Be sure to connect a bypass capacitor rated at least 0.1 µF between VDD, VOUT and GND.

4. Absolute Maximum Ratings

4. Absolute Maximum Ratings							
Item	Symbol	Condition	Rating	Unit			
Supply voltage	Vdd	Vdd	-0.3 to +6.5	V			
Supply voltage	VBAT	VBAT	-0.3 10 +0.5	v			
Input voltage	VI	SCL, SDA, EVIN1,EVIN2	GND-0.3 to +6.5	V			
Output voltage	V01	SDA, INTRA, INTRB	GND-0.3 to +6.5	V			
Output voltage	Vo2	CLKOUT, VOUT	GND-0.3 to VDD+0.3	V			
Output current	Іоит	VOUT	20	mA			
Operating Temperature	TOPR		-40 to +85	°C			
Storage temperature	Tstg		–55 to +125	°C			

5. Recommended Operating Conditions

5. Recommended Operating Conditions GND = C								
Item	Symbol	Condition	Min.	Тур.	Max.	Unit		
Operating supply voltage	VACCESS	Vdd	VD2B		5.5	V		
Clock supply voltage	VCLK	VBAT	1.00		5.5	V		
Pull-up Voltage	VPUP	SCL, SDA, INTRA, INTRB			5.5	V		

6. Frequency Characteristics

Item	Symbol	Condition	Rating	Unit
Frequency tolerance	Δf/f	Ta = +25°C VDD = 3.0 V	AA ; 5 \pm 5 (*1) AC ; 0 \pm 5(*1) B ; 5 \pm 23(*2)	× 10 ^{−6}
Frequency/voltage characteristics	f / V	Ta = +25°C VDD = 2 V to 5 V	± 1 Max.	imes 10 ⁻⁶ / V
Frequency/temperature characteristics	Тор	Ta = –20 °C to +70 °C, VDD = 3.0 V; +25 °C reference	+10 / -120	× 10 ⁻⁶
Detection voltage of oscillation stop.	VXSTP	XSTP = 1	1.0 Max.	V
Oscillation start time	t STA	Ta = +25 °C VDD = 2.0 V	1.0 Max.	S
Aging	fa	Ta = +25 °C VDD=3.0 V; first year	\pm 5 Max.	imes 10 ⁻⁶ / year

(*1)Equivalent to 13 seconds of monthly deviation. (*2)Equivalent to 1 minute of monthly deviation.

GND = 0 V

7. Electrical Characteristics

7.1. DC Electrical Characteristics

	1 .		otherwise specified, GND		1	1	
Symbol	Item	Pin name	Condition	Min. 0.8x	Тур.	Max.	Unit
VIH1	"H" Input Voltage1		VDD =1.5V to 5.5V	U.8X VDD		5.5	v
VIL1	"L" Input Voltage1	SCL, SDA		-0.3		0.2x Vdd	
VIH2	"H" Input Voltage2	EVIN1,	VDD=1.0 to 5.5V	0.8x Vdd		5.5	v
VIL2	"L" Input Voltage2	EVIN2		-0.3		0.3	v
IOH	"H" Output Current	CLKOUT	VOH=VDD-0.5V			-0.5	mA
IOL1	-	CLKOUT		0.5			-
IOL2	"L" Output Current	/ INTRA / INTRB / RES	VOL=0.4V	2.0			mA
IOL3		SDA		3.0			
IIL	Input Leakage Current	SCL	VI=5.5V or GND	-0.2		0.2	μΑ
IOZ	Output Off-state Current	/ INTRA, / INTRB, / RES, SDA	VO=5.5V or GND	-0.2		0.2	μΑ
RDN	Pull down resistor	EVIN2	built in.	40	120	400	kΩ
VD2B	Detector Threshold Voltage. (falling edge of VDD)	Vdd	Ta=+25°C	2.328	2.40	2.472	V
VB2D	Detector released Voltage. (rising edge of VDD)	Vdd	Ta=+25°C	2.396	2.52	2.544	V
<u>ΔDetector</u> ΔTopt	Detector Threshold and Released Voltage Temperature coefficient	VD2B and VB2D of VDD	Ta=-40 to +85°C		±100		×10 ⁻⁶ /°C
VDET	VBAT Voltage Monitoring Voltage	VBAT	-	1.10	1.25	1.40	V
VDDOUT 1	VOUT output voltage 1	VOUT	Ta=+25°C, V _{DD} =3.0V (lout=10mA)	Vdd -0.12	Vdd -0.03		V
VDDOUT 2	VOUT output voltage 2	VOUT	Ta=+25°C,VDD=2.0V VBAT=3.0V (lout=100μA)	VBAT -0.08	VBAT -0.03		V
IBAT1	RX-8035SA	VBAT	VDD=0V, VBAT=3V SCL=SDA=0V		350	1200	nA
	RX-8035LC		EVIN1=EVIN2=GND CLKOUT = OPEN		400		
IBATL	Leakage Current of VBAT pin	VBAT	VDD=3.0V VBAT=0V or 5.5V SCL=SDA=0V	-1.0	0.001	1.0	μΑ
IDD	VDD current	Vdd	CLKOUT = OPEN EVIN1=EVIN2=GND INTRA=INTRB = Hi-Z	-	1.4	2.5	μΑ

7.2. AC Electrical Characteristics(1)

* Unless otherwise specified: GND = 0 V, VDD = 1.7 V to 5.5 V, Ta = -40 °C to +85 °C

* Input conditions: VIH = 0.8 × VDD, VIL = 0.2 × VDD, VOH = 0.8 × VDD, VOL = 0.2 × VDD, CL = 50 pF
--

Item	Symbol	Condition	Min.	Тур.	Max.	Unit
SCL clock frequency	fscl				400	kHz
SCL clock low time	tLOW		1.3			μS
SCL clock high time	tніgн		0.6			μS
Start condition hold time	thd;sta		0.6			μS
Stop condition setup time	tsu;sto		0.6			μS
Start condition setup time	tsu;sta		0.6			μs
Recovery time from stop condition to start condition	tRCV		62			μS
Data setup time	tSU:DAT		200			ns
Data hold time	tHDDAT		0			ns
SDA "L" stable time after falling of SCL	tPL;DAT				0.9	μs
SDA off stable time after falling of SCL	tPZ;DAT				0.9	μs
Rising time of SCL and SDA (input)	tR				300	ns
Falling time of SCL and SDA (input)	tF				300	ns
Spike width that can be removed with input filter	tSP				50	ns

note: RX-8035 supports 400kHz high-speed mode and 100kHz standard mode.



Caution: I²C communication must be completed from START to STOP within 500ms. If such communication requires over 1000ms, the I²C bus interface is reset by the internal bus timeout function.

RX - 8035 SA/ LC

7.3. AC Electrical Characteristics(2)

- * Unless otherwise specified: GND = 0 V, VDD = 1.7 V to 5.5 V, Ta = -40 °C to +85 °C
- * Input conditions: VIH = $0.8 \times$ VDD, VIL = $0.2 \times$ VDD, VOH = $0.8 \times$ VDD, VOL = $0.2 \times$ VDD, CL = 50 pF

Symbol	Item	Condition	Min.	Тур.	Max.	Unit
t _{DELAY} *1)	Output Delay Time of Voltage Detector.	$VDD \ge VB2D$	101	105	109	ms
t _{PD_HL}	Release Delay Time of Voltage Detector.	$VB2D \geq VDD$		15		μs
t _{DB} *1)	Debounce time of EVIN1 , EVIN2.	DBSL=0	1992	1996	2000	
	Debounce time selects by DBSL bit.	DBSL=1	31	35	39	ms
t _{ED}	Event detection time		tDB +3.8	tDB + 7.8	tDB +11.8	ms





8. Usege

8.1. Overview of Functions

1) Clock and calendar functions

This function is used to set and read out month, date, day, hour, minute, and second. Any (two-digit) year that is a multiple of 4 is treated as a leap year and calculated automatically as such until the year 2099. (2100 is not leap year.)

2) Clock precision adjustment function

The clock precision can be adjusted forward or back in units of $\pm 3.05 \times 10^{-6}$. This function can be used to implement a higher precision clock function,

Note:

Only the clock precision can be adjusted. The adjustments have no effect on the 32.768kHz output from the CLKOUT pin.

3) Periodic interrupt function

In addition to the alarm function, Periodic interrupts can be output via the INTRA pin. Select among five Periodic frequency settings: 2 Hz, 1 Hz, 1/60 Hz, hourly, or monthly. Select among two output waveforms for periodic interrupts: an ordinary pulse waveform (2 Hz or 1 Hz) or a waveform (every second, minute, hour, or month) for CPU-level interrupts that can support CPU interrupts. A polling function is also provided to enable monitoring of pin states via registers.

4) Alarm functions

This module is equipped with two alarm functions (Alarm Week and Alarm Month) that output interrupt signals to the host at preset times. The Alarm Week function can be used for day, hour, and minute-based alarm settings, and it outputs interrupt signals via the INTRB pin. Multiple day settings can be selected (such as Monday, Wednesday, Friday, Saturday, and Sunday). The Alarm Month function can be used for month, day, hour, and minute-based settings, and it outputs interrupt signals via the INTRB pin. A polling function is also provided to enable checking of each alarm mode by the host.

5) Data reliability monitoring function.

When oscillation has stopped, XSTP bit is set to one by oscillation stop detector. When the battery voltage (VBAT terminal) drops than VDET voltage threshold value = 1.25 V (Typ.), VDET bit is set to one. VDET detection is performed once per second in consideration of the module's low current consumption. When initial power-on occur in this module, PON bit is set to one. Power-on-reset occurs in VDD rise to VB2D from 0V and VBAT is 0V basically.

6) Interface with CPU

Data is read and written via the I^2C bus interface using two signal lines: SCL (clock) and SDA (data). Since neither SCL nor SDA includes a protective diode on the VDD side, a data interface between hosts with differing supply voltages can still be implemented by adding pull-up resistors to the circuit board. The SCL's maximum clock frequency is 400 kHz (when VDD \ge VB2D), which supports the I^2C bus's high-speed mode(400kHz) and standard mode(100kHz).

7) 32.768kHz clock output

The 32.768kHz clock (with precision equal to that of the built-in quartz oscillator) can be output via the FOUT pin.

Note:

The precision of this 32.768kHz clock output via the FOUT pin cannot be adjusted (even when using the clock precision adjustment function).

Clock output is driven by VDD supply. Therefore, when VDD voltage is 0V, clock output is 0V too.

8.2 Automatic battery switch-over circuit.

The RX-8035 has two power supply terminal (VDD and VBAT) and one power output (VOUT). In case of VDD voltage is less than VD2B, power is supplied from VBAT to keep real time clock function. Also I²C interface disabled to protect internal resistor value. When VDD voltage rises to higher than VB2D, an internal power source is switched from VBAT to VDD.

8.2.1 Example of RX-8035 setup procedure in completed product.

- 1: Attach battery for RX-8035.
- 2: Power supply from VDD.
- 3: Sets the current date and time to RX-8035 from CPU.
- 4: Test the shipment inspection of a system.
- 5: Do not remove battery of RX-8035.
- 6: A power supply of a system is turned off.
- 7: A system is shipped for a customer.

Note

Either is good even if battery is set in RX-8035 first or even if VDD is given first.



8.2.2 Timing chart of VDD, VBAT and VOUT.

Explanation of chart.

Status	Explanations
1	When power supplies from VDD only initially. VOUT voltage follows about 1/2 VDD voltage
	gradually before tern on internal circuits.
II	When Vbb voltage is above VB2D, VOUT outputs Vbb voltage.
III	When VDD is less than VD2B, VOUT is equal with VBAT.



8.2.4 Note of battery switch-over circuit.

In case the RX-8035 with a rechargeable battery or a capacitor that charged from VOUT, the internal resistance of battery (R1) should be less than load resistance (Rcpu) as shown following figure.

Following figure shows just a timing to turn off VDD, before turn off SW1. Current flow to Rcpu will be from a battery or capacitor via VOUT till SW1 off. If R1 is quite smaller than Rcpu, the input of voltage of voltage detector of VDD is higher than VD2B. At this case SW1 is still on until a battery or a capacitor voltage meets VD2B then consume capacity of a battery or a capacitance.

Therefore R1 is limited by following formula.

R1> Rcpu \times (VBAT – (VD2B)) / (VB2D)

And also sometimes R1 is limited by the specification of back up device. Please refer to specification of a battery or a capacitor.



8.3. Register table

BANK=0

BAINK=0									
Address	Function				Dat	a			
	Function	D7	D6	D5	D4	D3	D2	D1	D0
0h	Seconds	-	S40	S20	S10	S8	S4	S2	S1
 1h	Minutes	!	M40	M20	M10	M8	M4	M2	M1
2h		12 /24		H20	H10	 H8	H4	H2	H1
	Hours	12/24	-	P/A			-		
<u>-</u> 3h	Day of week						W4	W2	
	Day of month			D20	D10	D8	D4	D2	D1
<u>-</u> 5h	Months	i			MO10	MO8	MO4	MO2	MO1
	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1
7h	Digital Offset	TEST	F6	F5	F4	F3	F2	F1	F0
8h	Alarm_Wk ; Minute	*	WkM40	WkM20	WkM10	WkM8	WkM4	WkM2	WkM1
9h		*	*	WkH20	WkH10	WkH8	WkH4	WkH2	WkH1
011	Alarm_Wk ; Hour			WkP/ A		WINI IO	VVICITI	VVICI12	
<u>-</u> Ah	Alarm_Wk; Day of week.	*	WkW6	WkW5	WkW4	WkW3	WkW2	WkW1	WkW0
<u>6</u>	Alarm_Mo ; Minute	* *	MoM40	MoM20	MoM10	MoM8	MoM4	MoM2	MoM1
Ch		!		MoH20	- MoH10	MoH8	MoH4	MoH2	MoH1
On	Alarm_Mo ; Hour			MoP/ A		NOT IO			
Dh	RAM	*		_ IVIOP/ A	*	*	*	* *	
Eh	Control 1	WkALE	MoALE	DBSL	EDEN	TEST	CT2	CT1	 СТ0
<u>-</u> Fh	Control 2	BANK	VDET	XSTP	PON	EDFG	CTFG	WkAFG	MoAFG
ΓΠ	Control 2	TSFG	VDET	ASTE	FON	EDFG	CIFG	WNAFG	WUAFG
BANK=1									
Address	Function				Da	ta			
		D7	D6	D5	D4	D3	D2	D1	D0
0h	Time-stamp Sec.	EDCH1	TS40	TS20	TS10	TS8	TS4	TS2	TS1
<u>1</u> h		EDCH2	TM40	TM20	TM10	TM8	TM4	TM2	TM1
	Time-stamp Min		1 10140		(_ _				
2h	Time-stamp Hour	-	-	TH20	TH10	TH8	TH4	TH2	TH1
				<u></u> TP/ A	 ;-				
3h	Time-stamp Day of Week	-			: - :	-	TW4	TW2	TW1
<u>-</u> 4h	Time-stamp Day of Month			TD20	TD10	TD8	TD4	TD2	TD1
<u>-</u>	Time-stamp Month				TMO10	TMO8	TMO4	TMO2	TMO1
6h	Time-stamp Year	TY80	TY40	TY20	TY10	TY8	TY4	TY2	TY1
<u>7h</u>	Digital Offset				Same as				
<u>8</u> h	Reserved								
			L			i			
<u>9h</u> Ah									
Bh	Alarm_Mo ; Day	DYE	*	MoD20	MoD10	MoD8	MoD4	MoD2	MoD1
Ch	Alarm_Mo ; Month	MOE	*	*	MoMO10	MoMO8	MoMO4	MoMO2	MoMO1
Dh	RAM				Same as				
Eh	Control 1				Same as	BANK0			
Fh Fh	Control 2				Samo as	BANK0			
	CONTROLZ				Same as	DAININU			

*1. The PON bit is a power-on reset flag bit.

The PON bit is set to "1" when a reset occurs, such as during the initial power-up or when recovering from a supply voltage drop. At the same time, all bits in the Alarm_Wk, Alarm_Mo, RAM, Digital Offset, Control 1 and Control 2 registers except for the PON, Vdet XSTP bits are reset to "0". And output of INTRA and INTRB are inhibited and Hi-Z.

Note: When PON = 1, all other register values are undefined, so be sure to perform a reset before using the module. Also, be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the time data is incorrect.

*2. The TEST bits are used only testing in the factory. Clear all TEST bits to "0" always surely.

*3. All bits marked with " – " are read-only bits. The read value of these bits are always "0". Writing is null and void.

*4. All bits marked with " * " are read-write bits. As for these bits, set to 1 and clear are possible.

*5. By the write-access, it is null and void to set 1 to PON, VDET,XSTP,.

8.3.1. Register map after power-on-reset.

BANK=0

Address	ress Function Data								
	Function	D7	D6	D5	D4	D3	D2	D1	D0
0h	seconds		\sim						
1h	minutes								
2h	houts								
3h	Day of week	-	-	-	-	-			
4h	Day of month	0	0						
5h	Month	0	0	0					
6h	Years								
7h	Digital offset	0	0	0	0	0	0	0	0
8h	Alarm_Wk ; Minute	0	0	0	0	0	0	0	0
9h	Alarm_Wk ; Hour	0	0	0	0	0	0	0	0
Ah	Alarm_Wk ; Day of Week	0	0	0	0	0	0	0	0
Bh	Alarm_Mo ; Minute	0	0	0	0	0	0	0	0
Ch	Alarm_Mo ; Hour	0	0	0	0	0	0	0	0
Dh	RAM	0	0	0	0	0	0	0	0
Eh	Control 1	0	0	0	0	0	0	0	0
Fh	Control 2	0	1	1	1	0	0	0	0

BANK=1

Address	Function				Da	ata			
		D7	D6	D5	D4	D3	D2	D1	D0
0h	Time-stamp Sec.	0	0	0	0	0	0	0	0
1h	Time-stamp Min	0	0	0	0	0	0	0	0
2h	Time-stamp Hour	0	0	0	0	0	0	0	0
3h	Time-stamp Day of Week	0	0	0	0	0	0	0	0
4h	Time-stamp Day of Month	0	0	0	0	0	0	0	0
5h	Time-stamp Month	0	0	0	0	0	0	0	0
6h	Time-stamp Year	0	0	0	0	0	0	0	0
7h	Digital offset	Same as BANK0							
8h	Reserved	-	_	-	_	- 1	_	-	
9h		-	_		-		_	-	
Ah		_	_	_	-			_	
Bh	Alarm_Mo ; Day	0	0	0	0	0	0	0	0
Ch	Alarm_Mo ; Month	0	0	0	0	0	0	0	0
Dh	RAM	Same as BANK0							
Eh	Control 1	Same as BANK0							
Fh	Control 2	Same as BANK0							

*1. All bits marked with " - " are read-only bits. The read value of these bits are always "0". Writing is null and void.

*2. All bits marked with " * " are read-write bits. As for these bits, set to 1 and clear are possible.

*3. All bits marked with " / " are undefined bits after power-on-reset.

*4. By the write-access, it is null and void to set 1 to PON, VDET, XSTP, MoAFG, WkAFG.

8.3.2. Time counter (Reg 0 to 2)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	Seconds	-	S40	S20	S10	S8	S4	S2	S1
1	Minutes	-	M40	M20	M10	M8	M4	M2	M1
2	Hours	-	—	H20 P, /A	H10	H8	H4	H2	H1

• The time counter counts seconds, minutes, and hours.

• The data format is BCD format (except during 12-hour mode). For example, when the "seconds" register value is "0101 1001" it indicates 59 seconds.

* Note with caution that writing non-existent time data may interfere with normal operation of the time counter.

1) Second counter

Address	Function	bit 7		bit 6		bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
0	Seconds	_	Γ	S40	T	S20	S10	S8	S4	S2	S1

• This second counter counts from "00" to "01," "02," and up to 59 seconds, after which it starts again from 00 seconds.

• When a value is written to the second counter, the internal counter is also reset to zero in less than one second.

2) Minute counter

Addres	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	Minutes	_	M40	M20	M10	M8	M4	M2	M1

• This minute counter counts from "00" to "01," "02," and up to 59 minutes, after which it starts again from 00 minutes.

3) Hour counter

Addres	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
2	Hours	12 / 24	—	H20 P , /A	H10	H8	H4	H2	H1

/12,24 bit

This bit is used to select between 12-hour clock operation and 24-hour clock operation.

/12,24	Data	Description	
Write / Read	0	12-hour clock	* Default
White / Reau	1	24-hour clock	

* Be sure to select between 12-hour and 24-hour clock operation before writing the time data.

• The hour counter counts hours, and its clock mode differs according to the value of its /12,24 bit.

• During 24-hour clock operation, bit 5 functions as H20 (two-digit hour display). During 12-hour clock operation, bit 5 functions as an AM/PM indicator ("0" indicates AM and "1" indicates PM).

/12,24 bit	Description	Address 2 (Hours register) data [h] during 24-hour and 12-hour clock operation modes
		24-hour clock 12-hour clock 24-hour clock 12-hour clock
		00 12 (AM 12) 12 32 (PM 12)
0	12-hour clock	01 01 (AM 01) 13 21 (PM 01)
		02 02 (AM 02) 14 22 (PM 02)
		03 03 (AM 03) 15 23 (PM 03)
		04 04 (AM 04) 16 24 (PM 04)
		05 05 (AM 05) 17 25 (PM 05)
		06 06 (AM 06) 18 26 (PM 06)
		07 07 (AM 07) 19 27 (PM 07)
1	24-hour clock	08 08 (AM 08) 20 28 (PM 08)
I	24-HOUL CIOCK	09 09 (AM 09) 21 29 (PM 09)
		10 10 (AM 10) 22 30 (PM 10)
		11 11 (AM 11) 23 31 (PM 11)

8.3.3. Day counter (Reg 3)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
3	Day of Week	_	_	_	_	_	W4	W2	W1

• The day counter is a divide-by-7 counter that counts from 00 to 01 and up 06 before starting again from 01.

• The correspondence between days and count values is shown below.

Days	W4	W2	W1	Day	Remark
	0	0	0	Sunday	00 h
	0	0	1	Monday	01 h
	0	1	0	Tuesday	02 h
Write / Read	0	1	1	Wednesday	03 h
	1	0	0	Thursday	04 h
	1	0	1	Friday	05 h
	1	1	0	Saturday	06 h
Write prohibit	1	1	1	_	Do not enter a setting for this bit.

Weekday layout is one of example.

8.3.4. Calendar counter (Reg 4 to 6)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
4	Day of Month	_	—	D20	D10	D8	D4	D2	D1
5	Months	-	_	_	MO10	MO8	MO4	MO2	MO1
6	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1

• The auto calendar function updates all dates, months, and years from January 1, 2001 to December 31, 2099.

• The data format is BCD format. For example, a date register value of "0011 0001" indicates the 31st.

* Note with caution that writing non-existent date data may interfere with normal operation of the calendar counter.

1) Date counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
4	Days	_	_	D20	D10	D8	D4	D2	D1

• The updating of dates by the date counter varies according to the month setting.

* A leap year is set whenever the year value is a multiple of four (such as 04, 08, 12, 88, 92, or 96).

Days	Month	Date update pattern
	1, 3, 5, 7, 8, 10, or 12	01, 02, 03 to 30, 31, 01
Write / Read	4, 6, 9, or 11	01, 02, 03 to 30, 01, 02
While / Reau	February in leap year	01, 02, 03 to 28, 29, 01
	February in normal year	01, 02, 03 to 28, 01, 02

2) Month counter

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
5	Months	_	_	_	MO10	MO8	MO4	MO2	MO1

• The month counter counts from 01 (January), 02 (February), and up to 12 (December), then starts again at 01 (January).

3) Year counter

Add	ress	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
(6	Years	Y80	Y40	Y20	Y10	Y8	Y4	Y2	Y1

• The year counter counts from 00, 01, 02 and up to 99, then starts again at 00.

* In any year that is a multiple of four (04, 08, 12, 88, 92, 96, etc.), the dates in February are counted from 01, 02, 03 and up to 29 before starting again at 01.

8.3.5. Clock precision adjustment register (Reg 7)

Address	Function	bit 7	 bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	Digital Offset	TEST	F6	F5	F4	F3	F2	F1	F0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)

• The binary encoded settings in the seven bits from F6 to F0 are used to set the precision of the clock generated from the 32.768kHz internal oscillator up to $\pm 189 \times 10^{-6}$ in the forward (ahead) or reverse (behind) direction, in units of $\pm 3.05 \times 10^{-6}$. (Only the clock precision can be adjusted. The 32.768kHz output from the FOUT pin is not affected.)

• When not using this function, be sure to set "0" for bits F6 to F0.

• Always, clear TEST bits to "0" surely.

* For details, see "9.4. Clock Precision Adjustment Function".

	= 3	,							
Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
8	Alarm_Wk ; Minute	_	WkM40	WkM20	WkM10	WkM8	WkM4	WkM2	WkM1
9	Alarm_Wk ; Hour		_	WkH20 WkP,/A	WkH10	WkH8	WkH4	WkH2	WkH1
А	Alarm_Wk ; Day	I	WkW6	WkW5	WkW4	WkW3	WkW2	WkW1	WkW0

8.3.6. Alarm_Wk register (Reg 8 to A)

• The Alarm_Wk function is used, along with the WkALE and WkAFG bits, to set alarms for specified day, hour, and minute values.

• When the Alarm_Wk setting matches the current time, INTRB pin is set to "L" and the WkALE bit is set to "1". Note: If the current date/time is used as the Alarm_Wk setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).

• During 24-hour clock operation, the "Alarm_Wk ; Hours" register's bit 5 (WkH20, WkP, /A) functions as WkH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.

• When the Alarm_Wk function's day values (WkW6 to WkW0) are all "0" Alarm_Wk does not occur.

Addres	s Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
В	Alarm_Mo ; Minute	_	MoM40	MoM20	MoM10	MoM8	MoM4	MoM2	MoM1
С	Alarm_Mo ; Hour	-	—	MoH20 MoP , /A		MoH8	MoH4	MoH2	MoH1

8.3.7. Alarm_ Month register (Reg B and C)

• The Alarm Month function is used, along with the MoALE and MoAFG bits, to set alarms for specified hour and minute values.

• When the Alarm_Month setting matches the current time, INTRA pin is set to "L" and the MoALE bit is set to "1". Note: If the current time is used as the Alarm_Mo setting, the alarm will not occur until the counter counts up to the current time (i.e., an alarm will occur next time, not immediately).

• During 24-hour clock operation, the "Alarm_Mo ; Hours" register's bit 5 (MoH20, MoP, /A) functions as MoH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.

8.3.8. RAM register (Reg D)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
D	User RAM	*	*	*	*	*	*	*	*

• These bits, set to 1 and clear are possible.

8.3.9. Control register 1 (Reg E)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
E	Control 1	WkALE	MoALE	DBSL	EDEN	TEST	CT2	CT1	CT0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)

*) The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

1) WkALE bit

This bit is used to set up the A	larm Wk function (to generate a	alarms matching day, hour	. or minute settings).

WkALE	Data	Description	
	0	Alarm_Wk, match comparison operation invalid	* Default
Write / Read	1	Alarm_Wk, match comparison operation valid (INTRB = "L" when match occurs)	

* For details, see "9.6.6. Alarm Wk Function".

2) MoALE bit

This bit is used to set up the Alarm Mo function (to generate alarms matching hour or minute settings).

MoALE	Data	Description	
	0	Alarm_Mo, match comparison operation invalid	* Default
Write / Read	1	Alarm_Mo, match comparison operation valid	
	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	(INTRA = "L" when match occurs)	

* For details, see "9.6.5. Alarm Mo Function".

3) DBSL bit

This bit is used to select de-bounce time in EVIN input.

DBSL	Data	Description	
Write / Read	0	De-bounce time are set up to 1996ms. (Typ.)	* Default
white / Read	1	De-bounce time are set up to 35ms. (Typ.)	

4) EDEN bit

This bit enables Event Detection and Timestamp function.

EDEN	Data	Description	
Write / Read	0	Event detection are stops, and BANK-1 data are cleared. Address0,1,2,4,5,6 of Bank1 and EDFG of address F too.	* Default
	1	Enables event detection and timestamp.	

5) TEST bit

This bit is used by the manufacturer for testing. Always, clear this bit to "0" surely.

Be careful to avoid writing a "1" to this bit when writing to other bits.

TEST	Data	Description					
Mrite / Deed	0	Normal operation mode	* Default				
Write / Read	1	Setting prohibited (Factory test mode)					

6) CT2, CT1, and CT0 bits

These bits are used to set up the operation of the periodic interrupt function that uses the INTRB pin.

CT2	CT1	СТО		INTRB pin's output setting			
012	CH		Waveform mode		Cycle/Fall timing		
0	0	0	_	INTRB = Hi-Z (= O	FF) * Default		
0	0	1	_	INTRB = Fixed low			
0	1	0	Pulse mode *1)	2 Hz	(50% duty)		
0	1	1	Pulse mode *1)	1 Hz	(50% duty)		
1	0	0	Level mode *2)	Once per second	(Synchronous with per-second count-up)		
1	0	1	Level mode *2)	Once per minute	(Occurs when seconds reach ":00")		
1	1	0	Level mode *2)	Once per hour	(Occurs when minutes and seconds reach "00:00")		
1	1	1	Level mode *2)	Once per month	(Occurs at 00:00:00 on first day of month)		

* For details, see "9.5.. Periodic Interrupt".

8.3.10. Control register 2 (Reg F)

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
F	Control 2	BANK TSFG	VDET	XSTP	PON	EDFG	CTFG	WkAFG	MoAFG
	(Default)	(0)	(0)	(–)	(1)	(0)	(0)	(0)	(0)

1)The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

2)" - " are read-only bits. The read value of these bits are always "0". Writing is null and void.

1) BANK bit

This bit uses switch to Bank0 or Bank1.

2) TSFG bit

This bit indicate reliability of the timestamp data.

When timestamp event occurs, if XSTP and VDET was "0" both, then TSFG is set to "1".

Or if one of XSTP or VDET are set, then TSFG are cleared to "0".

BANK TSFG	Data	Description	
Write	0	Access is possible to a register of BANK0. Time and calendar.	* Default
(BANK)	1	Access is possible to a register of BANK1. Time stamp data.	
Read	0	Time stamp data are invalidly. When clears EDEN bit, TSFG bit clears too.	* Default
(TSFG)	1	Time stamp data are validly.	

3) VDET bit

VDET shows that the inside voltage was less than VDET

VDET	Data	Description	
Write	0	Clears the VDET bit to zero, restarts the VBAT drop detection operation and sets up for next VBAT drop detection operation	* Default
VVIIC	1	Can not write 1.	
Deed	0	VBAT drop was not detected	* Default
Read	1	VBAT drop was detected (result is that bit value is held until cleared to zero)	

* For details, see "9.7. Detection Functions".

4) XSTP bit

XSTP must be cleared to zero before it is used.

When it was detected a vibration stop, XSTP is set to "1". "0" shows that there is not a stop of an oscillation. If detect oscillation stop, XSTP set to "1". (Note: The logic of this bit is reverse of RX-8025.)

XSTP	Data	Description	•
Write	0	Starts the oscillation stop detection function.	
write	1	Can not write 1.	
Deed	0	Oscillation stop was not detected	
Read	1	Oscillation stop was detected (result is that bit value is held until a "0" is written)	* Default

4) PON bit

This bit indicates the power-on reset detection function's detection results.

The PON bit is se	The PON bit is set (= 1) when the internal power-on reset function operates.								
PON Data Description									
Write	0	Clears the PON bit to zero and sets up next detection operation							
VIIIC	1	Can not write 1.							
Read	0	Power-on reset was not detected							
Redu	1	Power-on reset was detected. (result is that bit value is held until cleared to zero)	* Default						

* When PON = "1" all bits in the Clock Precision Adjustment register and in the Control 1 and Control 2 registers (except for the PON, VDET and XSTP bits) are reset to "0". This also causes output from INTRA and INTRB pin to be stopped (= Hi-Z).

VDD should rise from less than 0.2V so that Power-On-Reset occurs.

VBAT need less than 0.2V too.

8.3.11. Diagnosis of status based on detection results

The status of power supplies and reliability of time and calendar can be confirmed by reading the detection results indicated by PON bit, XSTP bit and VDET bit.

	ddress F							
Control 2 Register			Diagnosis of status					
bit 4 PON	bit 5 XSTP	bit 6 VDET	Status of power supply and oscillation circuit	Status of clock and backup				
0	1	0	 Supply voltage was normal. But oscillation has stopped. 	 Clock abnormality has occurred → Initialization is required Clock has stopped temporarily, possibly due to mechanical clash, etc. 				
0	1	1	 Supply voltage has dropped and oscillation has stopped. 	 Clock abnormality has occurred → Initialization is required。 * Clock has stopped, maybe due to drop in backup power supply. 				
0	0	0	Normal status.	Normal status.				
0	0	1	Supply voltage has dropped but oscillation continues.	 Maybe initialization is unnecessary. But, exchange of a battery will be necessary. 				
1	1	х	 Supply voltage has dropped to 0 V. 	 Initialization is required regardless of the clock status and whether or not a voltage drop has occurred. 				
1	0	х	 Power supply flickering is likely. 	Initialization is required.				

The following are status diagnosis based on various combinations of detection results.



8.4 Time stamp functions.

8.4.1. EDFG bit

When an event signal valid was detected, EDFG is set. An event terminal detected first is recorded in EDCH1, EDCH2, after EDEN was set. When it was detected at the same time by two terminals, both bits are set.

EDFG	status	
0	Event detection does not yet occur.	(Default)
1	Event detected.	

Note: "1" is not written in EDFG. Only zero clear is possible.

8.4.2 Time stamp registers. (BANK=1,address 0-6h)

Adrs	Function		Data							
		D7	D6	D5	D4	D3	D2	D1	D0	
0h	Time-stamp Sec.	EDCH1	TS40	TS20	TS10	TS8	TS4	TS2	TS1	
1h	Time-stamp Min	EDCH2	TM40	TM20	TM10	TM8	TM4	TM2	TM1	
2h	Time-stamp Hour		-	TH20	TH10	TH8	TH4	TH2	TH1	
		-		TP/A						
3h	Time-stamp Day of Week	-	-	-	-	-	TW4	TW2	TW1	
4h	Time-stamp Day of Month	_	-	TD20	TD10	TD8	TD4	TD2	TD1	
5h	Time-stamp Month		-		TMO10	TMO8	TMO4	TMO2	TMO1	
6h	Time-stamp Year	TY80	TY40	TY20	TY10	TY8	TY4	TY2	TY1	

• All time stamp register are read only. Either date and time when an event was input first of an EVIN1 terminal and a RVIN2 terminal are recorded. The next event is not recorded unless EDEN is set to 1 from 0 again. When EDEN bit is cleared, all time stamp registers are cleared by zero. Therefore, time stamp data must be read before clearing an EDEN bit surely.

8.4.3 EDCH1,EDCH2 Indication bit of event input terminal.

EDCH2	EDCH1	Result.
0	0	Events is not detected. (Default)
0	1	Event was detected in EVIN1 terminal.
1	0	Event was detected in EVIN2 terminal.
1	1	Two event was detected in EVIN1 and EVIN2 terminals same time.

Note: When two signals were input between 7.8ms(Max.), it is judged to be the input of the same time.

8.4.4EDFG bit of event detection function.

EDFG	result.	
0	Event input is not detected.	(Default 値)
1	Event input is detected.	

When EDEN bit is 1, event input is detected in High from Low of EVIN terminal (tDB) time later.

After 7.8ms, EDFG bit is set to and INT terminal asserted to Low.

Detected event terminal is memorized in EDCH1,EDCH2.

When detected EVIN1; EDCH1=1,

When detected EVIN2; EDCH2=1,

When during time of tDB, EVIN1 and EVIN2 kept high level, then both EDCH1 and EDCH2 are set to 1 .

This time is recorded by a time stamp register.

As for the EDFG flag, only clearing to a zero is possible

As for the INT output of event detection, it is assumed that

When EDFG is cleared by zero, INT output is disabled.

Event detection is available in both of VBAT or VDD.

tection	timing cha	rt.													
1	/														
7						V _{DET}									
1															
777															
										 		, nn!			
///		†∿												i	
		 	t _{DB}				⇒¦ ¦			< ^t DB→			< ^t DB	>¦ ¦	
2			t t		1		H			l F	-			Ħ	
e														$ \downarrow $	
1					'		1 1	1		· ·					
777			\rightarrow	< 7.	<u>8ms</u>			>					.8ms	≽⊢	~ _
								4							
	0			<u>N</u> _	1			-					1	#	
×	0	<u> </u>		₩	1				\rightarrow	0			1	₩Ë	
	EDE	N←1		Л				EDEN	i←þ	E	DEN←	1		IN	
X		0	4	4		1		4	1		0			Ϊ¥	1
			VSTD-0				_	•						Π	
		VDLTV 0,	X3TF =0					-						Ш	
X	1/1			#				0/0						Ц	
				Д										\square	
X	:	0		۲ <u> </u>					1					17	1
				1.					\downarrow					\perp	
X	SetTim	ieto A.	L		+1			A	2				A+3	+	
				L										\bot	
X		ALL=0		`		A+1			`		ALL=	0		ት	A+3
		0.10	r			0/4					0.10				0.14
X		0/0				0/1					0/0				0/1
	[1]		[2]				[3]					[4]			
· · · · · · · · · · · · · · · · · · ·		/// /// /// /// x 0 EDEI X	ZZZ	$\begin{array}{c c} \\ \hline \\ $	$\begin{array}{c c} & & & \\ \hline \\$	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	$\begin{array}{c c c c c c c c c c c c c c c c c c c $

The operation procedure. Explanation number shows step number in timing chart.

[1]

Set time and date.

please initialize, clear to zero the VDET and XSTP, and set to 1 EDEN.

Set an input terminal of EVIN1,2 in Low level before setting EDEN to 1.

[2]

It is a steady event detection operation.

When event is input into EVIN2 terminal, event is detected tDB time later.

After 7.8ms, ,EDCH2bit is set at 1 to 1 EDFGbit in Low INT.

The time at that time is recorded in Time Stamp Register.

[3]

The condition that was input event into with event detection condition again.

Nothing changes to have already become EDFG=1.

INT terminal is released by Hi-Z when assumed a zero clear EDFG then.

[3]

When EDEN is cleared by a zero, all Time Stamp Register is cleared.

[4]

While event is input, event detection is not performed even if EDEN is set to 1.

VOUT (VDD or VBAT	<u> </u>	; /					Vc	ET 1				·····-
EVIN1		1 1 1 1 1	 •	t _{DB}				 _←_t□	≝⇒¦∟	¦		
EVIN2		 										
EVIN1+EVIN2 (After debounce)					7.0				7.0		
INT		1 1 1 1		\rightarrow	ľ	<u>7.8ms</u>		-	→ <	<u>7.8ms</u>		
EDEN		 						1				
EDFG	-	1		0	Ł	1 EDF	∱ Ģ←0	0			1	
VDET/XSTP	0/0	6 0 1 1 1		1/0			∱ T←0			0/0		
TSFG			1		k		0				1	
Real time	A+3		A+4				A+5			A+6		A+7
Time Stamp Registers		ļ	\+3		a₹		A+5				A+6	
EDCH1/2			0/1				1/0				1/1	
explanations			[5	5]						[6]		

[5] When VOUT voltage dropped in less than VDET voltage, a VDET bit is set to 1. When event is detected, at the time of VDET=1, TSFG is cleared to 0. And so TSFG=0 shows that a time stamp is untrustworthy. Time-Stamp Registers is cleared to zero in hatching period.

[6]

When the EVIN1 and EVIN2 input within tDB, both EDCH1,EDCH2 set to 1. Time-Stamp Registers is cleared to zero in hatching period.

8.5 Clock Precision Adjustment Function

The clock precision can be set ahead or behind.

- This function can be used to implement a higher-precision clock function, such as by:
 - enabling higher clock precision throughout the year by taking seasonal clock precision adjustments into account in advance, or
 - enabling correction of temperature-related clock precision variation in systems that include a temperature detection function.

* Note:

Only the clock precision can be adjusted. The adjustments have no effect on the 32.768kHz output from the FOUT pin.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	Digital Offset (Default)	TEST (0)	F6 (0)	F5 (0)	F4 (0)	F3 (0)	F2 (0)	F1 (0)	F0 (0)

*) TEST must be cleared surely.

• The binary encoded settings in the seven bits from F6 to F0 are used to set the precision of the clock generated from the 32.768kHz internal oscillator up to $\pm 189.1 \times 10^{-6}$ in the forward (ahead) or reverse (behind) direction, in units of $\pm 3.05 \times 10^{-6}$.

*1) When not using this function, be sure to set "0" for bits F6 to F0.

 *2) This function operates every twenty seconds (at 00 seconds, 20 seconds, and 40 seconds within each minute), which changes the cycle of the periodic interrupts that occur via this timing. (See "9.5. Periodic Interrupt Function".)

*3) Always, clear TEST bits to "0" surely. Note : TEST can be set to 1 by write access. Be careful.

8.5.1. Adjustment clock precision

1) Adjustment range and resolution

Adjustment range	Adjustment resolution	Internal timing of adjustment
−189.1 x 10 ⁻⁶ to +189.1 x 10 ⁻⁶	\pm 3.05 x 10 ⁻⁶	Once every 20 seconds (at "00", "20" and "40" seconds)

2) Adjustment amount and adjustment value

adjustment value								
Adjustment data	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Decimal / Hexadecimal	0	F6	F5	F4	F3	F2	F1	F0
+63 / 3F h	0	0	1	1	1	1	1	1
+62 / 3E h	0	0	1	1	1	1	1	0
+61 / 3D h	0	0	1	1	1	1	0	1
•								
+4 / 04	0	0	0	0	0	1	0	0
+3 /03	0	0	0	0	0	0	1	1
+2 / 02 h	0	0	0	0	0	0	1	0
1 /01h	0	0	0	0	0	0	0	1
0 / 00 h	0	0	0	0	0	0	0	0
_1 /7F h	0	1	1	1	1	1	1	1
–2 /7Eh	0	1	1	1	1	1	1	0
_3 /7Dh	0	1	1	1	1	1	0	1
•				:				
–60 / 44 h	0	1	0	0	0	1	0	0
–61 / 43 h	0	1	0	0	0	0	1	1
–62 / 42 h	0	1	0	0	0	0	1	0
–63 / 41 h	0	1	0	0	0	0	0	1
–64 / 40 h	0	1	0	0	0	0	0	0
	Adjustment data Decimal / Hexadecimal +63 / 3F h +62 / 3E h +61 / 3D h +4 / 04 +3 / 03 +2 / 02 h 1 / 01 h 0 / 00 h -1 / 7F h -2 / 7E h -3 / 7D h -60 / 44 h -61 / 43 h -62 / 42 h -63 / 41 h	Adjustment data bit 7 Decimal / Hexadecimal 0 +63 / 3F h 0 +62 / 3E h 0 +61 / 3D h 0 -+61 / 3D h 0 +4 / 04 0 +3 / 03 0 +2 / 02 h 0 1 / 01 h 0 0 / 00 h 0 -1 / 7F h 0 -2 / 7E h 0 -3 / 7D h 0 -60 / 44 h 0 -61 / 43 h 0 -62 / 42 h 0 -63 / 41 h 0	Adjustment data bit 7 bit 6 Decimal / Hexadecimal 0 F6 $+63$ / 3F h 0 0 $+62$ / 3E h 0 0 $+61$ / 3D h 0 0 $+61$ / 3D h 0 0 $+4$ / 04 0 0 $+3$ / 03 0 0 $+2$ / 02 h 0 0 1 / 01 h 0 0 0 / 00 h 0 0 -1 / 7F h 0 1 -2 / 7E h 0 1 -3 / 7D h 0 1 -60 / 44 h 0 1 -61 / 43 h 0 1 -62 / 42 h 0 1 -63 / 41 h 0 1	Adjustment data bit 7 bit 6 bit 5 Decimal / Hexadecimal 0 F6 F5 $+63$ / 3F h 0 0 1 $+62$ / 3E h 0 0 1 $+61$ / 3D h 0 0 1 $+61$ / 3D h 0 0 1 $+4$ / 04 0 0 0 $+4$ / 04 0 0 0 $+4$ / 04 0 0 0 $+4$ / 04 0 0 0 $+4$ / 04 0 0 0 $+4$ / 04 0 0 0 $+2$ / 02 h 0 0 0 -1 / 01 h 0 0 0 -1 / 01 h 0 0 0 -1 / 7F h 0 1 1 -2 / 7E h 0 1 1 -3 / 7D h 0 1 1 -60 / 44 h 0 1 0 -61 / 43 h 0 1 0 -63 / 41 h 0 1	Adjustment data bit 7 bit 6 bit 5 bit 4 Decimal / Hexadecimal 0 F6 F5 F4 $+63$ / 3F h 0 0 1 1 $+62$ / 3E h 0 0 1 1 $+61$ / 3D h 0 0 1 1 $+61$ / 3D h 0 0 1 1 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 $+4$ / 04 0 0 0 0 -1 / 01 h 0 0 0 0 -1 / 01 h 0 1 1 1 -2 / 7E h	Adjustment databit 7bit 6bit 5bit 4bit 3Decimal / Hexadecimal0F6F5F4F3 $+63 / 3Fh$ 00111 $+62 / 3Eh$ 00111 $+61 / 3Dh$ 00111 $+61 / 3Dh$ 00111 $+4 / 04$ 00000 $+4 / 04$ 0000 $+3 / 03$ 0000 $+2 / 02h$ 0000 $1 / 01h$ 0000 $-1 / 7Fh$ 0111 $-2 / 7Eh$ 0111 $-3 / 7Dh$ 0100 $-60 / 44h$ 0100 $-62 / 42h$ 0100 $-63 / 41h$ 0100	Adjustment databit 7bit 6bit 5bit 4bit 3bit 2Decimal / Hexadecimal0F6F5F4F3F2 $+63$ / 3F h001111 $+62$ / 3E h001111 $+61$ / 3D h001111 $+61$ / 3D h001111 $+61$ / 3D h000111 $$	Adjustment data Decimal / Hexadecimalbit 7bit 6bit 5bit 4bit 3bit 2bit 1 $+63$ / 3F h00111111 $+63$ / 3F h0011111 $+62$ / 3E h0011111 $+61$ / 3D h0011111 $+61$ / 3D h0011110 $+4$ / 040000010 $+4$ / 040000001<



8.5.2 Adjustment examples

Example 1) Setting time forward

Objective) To adjust (advance) the clock precision when FOUT clock output is 32.7677kHz

(1) Determine the current amount of variance

(2) Calculate the optimum adjustment data (decimal value) relative to the current variance.

Adjustment data = variance / adjustment resolution

= -9.16 / 3.05

 ≈ -3 (decimal values are roundeDDown from 4 and up from 5)

* For adjusting forward from a retarded variance, this formula can be corrected using reciprocal numbers, but since this product inverts the +/- attributes, this formula can be used as it is.

(3) Calculate the setting adjustment data (hexadecimal)

To calculate the setting adjustment data while taking 7-bit binary encoding into account, subtract the adjustment data (decimal) from 128 (80h).

Setting adjustment data = 128 - 3 = 125 (decimal) = 80h - 03h = 7Dh (hexadecimal)

Example 2) Setting time backward

Objective) To adjust (set back) the clock precision when FOUT clock output is 32.7683kHz

(1) Determine the current amount of variance

(2) Calculate the optimum adjustment data (decimal value) relative to the current variance.

Adjustment data = (variance / adjustment resolution) + 1

= (+9.16 / 3.05) + 1 * ADD 1 since reference value is 01h

 \approx +4 (decimal values are roundeDDown from 4 and up from 5)

* For adjusting backward from an advanced variance, this formula can be corrected using reciprocal numbers, but since this product inverts the +/- attributes, this formula can be used as it is.

(3) Calculate the setting adjustment data (hexadecimal)

The value "4" can be used in hexadecimal as it is (04h).

Setting adjustment data = 04 h (hexadecimal)

8.6 Periodic Interrupt Function

Periodic interrupt output can be obtained via the INTRB pin.

Select among five periodic-cycle settings: 2 Hz (once per 0.5 seconds), 1 Hz (once per second), 1/60 Hz (once per minute), 1/3600 Hz (once per hour), or monthly (on the 1st of each month).

Select among two output waveforms for periodic interrupts: an ordinary pulse waveform (2 Hz or 1 Hz) or a waveform (every second, minute, hour, or month) for CPU-level interrupts that can support CPU interrupts. A polling function is also provided to enable monitoring of pin states via registers.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
E	Control 1	WkALE	MoALE	DBSL	EDEN	TEST	CT2	CT1	CT0
	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
F	Control 2	BANK TSFG	VDET	XSTP	PON	EDFG	CTFG	WkAFG	MoAFG
	(Default)	(0)	(0)	(–)	(1)	(0)	(0)	(0)	(0)

*1) The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop. *2) " – " are read-only bits. The read value of these bits are always "0". Writing is null and void.



In a pulse mode, update of seconds is behind with about 46µs from a falling edge of INTRB.

Therefore, during this 46µs, please consider it because the time and calendar is old.

When CPU writes seconds new value, INTRB outputs low level. Cause is because new value was written to seconds.

*2)Level mode:

A interrupt period selectable from 1s,1min, 1hour and a month.

Count up of a second synchronizes with an falling edge of INTRB.

The timing chart example that an interrupt period set in every seconds.



Note:

When Clock Precision Adjustment Function works, a period of interrupt changes by that quantity of the adjustment once per 20 seconds or one minute.

Pulse mode: ±3.784 msec changes at the maximum for a High section of an output pulse of 1Hz. And Duty is 50±0.3784%.

> ±3.784 msec changes at the maximum for a Low section of an output pulse of 2Hz. And Duty is $50 \pm 0.3784\%$.

Level mode: Once per second period changes ±3.784ms maximum.

8.7 Alarm Interrupt Function

8.7.1 MoAFG, WkAFG

Ĩ	MoAFG, WkAFG	Status	
	0	Alarm does not yet occur.	(Default)
	1	Alarm occurred.	

When MoALE or WkALE bits are 1, these flag bits are worked. When alarm occurs, after 61μ s these flag bit are set to 1. CPU can clear by 0, but can not set 1 to these bits. When MoALE,WkALE is "0", value of MoAFG,WkAFG are "0" always.



8.7.2 Alarm_Wk register (BANK=0 Address 8-Ah)

Alarm	ı_Wk mi	nutes regist	er (BANK=	0, address	8h)	
	_D7	D6	D5	D4	D3	

		D6	D5	D4	D3	D2	D1	D0	
	*	WkM40	WkM20	WkM10	WkM8	WkM4	WkM2	WkM1	
	0	0	0	0	0	0	0	0	Default
Ala	arm_Wk Hc	ours registe	r (BANK=0	, address 9	h)				
	D7	D6	D5	D4	D3	D2	D1	D0	
	*	*	WkH20	WkH10	WkH	WkH4	WkH	WkH1	
			WkP/ A		8		2		
	0	0	0	0	0	0	0	0	Default
Ala	arm_Wk We	eekday regi	ster (BANK	K=0, addres	s Ah)				
	D7	D6	D5	D4	D3	D2	D1	D0	
	*	WkW6	WkW5	WkW4	WkW3	WkAW2	WkW1	WkW0	
	0	0	0	0	0	0	0	0	Default

*) Default = When PON bit was set by power-on, default value loads automatically.

· As for the * bit, read and write are possible, like RAM. And the value is not related to alarm.

 $\cdot\,$ When MoALE=0, it can be used as user RAM each Alarm_Wk(3 bytes).

D5 bit of Alarm_Mo register shows AM,PM in the 12 hours system.(AM=0, PM=1) and shows AH20 (20 digit of hours.)

Hour counter(Address 02) is update to 32(BCD) from PM11.

- WkW0 to WkW6 is compare the day of week counter. (W4,W2,W1) =(0,0,0) to (1,1,0).
- When AW6 from AW0 are all "0", Alarm_Mo does not works.

8.7.3 Alarm_Mo Register(BANK=0 and 1 (Bh and Ch)

Alar	Alarm_Mo_minutes register (BANK=0, Address Bh)									
	D7	D6	D5	D4	D3	D2	D1	D0		
	*	MoM40	MoM20	MoM10	MoM8	MoM4	MoM2	MoM1		
	0	0	0	0	0	0	0	0	(Default*)	
Alar	m_Mo Hou	urs register	(BANK=0,A	Address Ch)					
	D7	D6	D5	D4	D 3	D2	D1	D0		
	*	*	MoH20	MoH10	MoH8	MoH4	MoH2	MoH1		
			MoP/A							
	0	0	0	0	0	0	0	0	(Default*)	
Alar	m_Mo Day	/ Register (BANK=1,A	ddress Bh)						
	D7	D6	D5	D4	D3	D2	D1	D0		
	DYE	*	MoD20	MoD10	MoD8	MoD4	MoD2	MoD1		
	0	0	0	0	0	0	0	0	(Default*)	
Alar	Alarm Mo Month Register (BANK=1, AddressCh)									
	D7	D6	D5	D4	D3	D2	D1	D0		
	MOE	*	*	MoMO10	MoMO8	MoMO4	MoMO2	MoMO1		
	0	0	0	0	0	0	0	0	(Default*)	
) Default = When PON bit was set by power-on, default value loads automatically.										

Alarm Mo minutes register (BANK-0 Address Bh)

*) y pow л, ı y

· As for the * bit, read and write are possible, like RAM. And the value is not related to alarm.

 $\cdot\,$ When MoALE=0, it can be used as user RAM each Alarm_Mo(4 bytes). D5 bit of Alarm_Mo register shows AM,PM in the 12 hours system.(AM=0, PM=1) and shows AH20 (20 digit of hours.)

Hour counter(Address 02) is update to 32(BCD) from PM11.

· DYE enables day of Alarm_Wk、MOE enables Month of Alarm_Wk。

Usage of DYE, MOE

-	Obuge o	і В і Е , і		
	MOE	DYE	Alarm occurs. (WoALE = 1 : Enables alarm of week.)	
	0	0	Hours and Minutes. (Once per day.)	Default
	0	1	Day, Hours and Minutes.(Once per Month.)	
	1	0	Month, Hours, and Minutes. (Once per day in selected month.)	
	1	1	Month, Days, Hours, and Minutes. (once per year.)	

8.7.4 Programming example of time alarm.

Ex.1) Every year	January 3th	า 9:23.
-/	, ,	oundary ou	

Bogistore of	Registers of Alarm_Wk.			Bit layout.						
Registers of		D7	D6	D5	D4	D3	D2	D0		
8h in Bank0.	Minutes	0	0	1	0	0	0	1	1	
9h in Bank0.	Hours	0	0	0	0	1	0	0	1	
Bh in Bank1.	Days	1	0	0	0	0	0	1	1	
Ch in Bank1.	Month	1	0	0	0	0	0	0	1	

Ex.2)Every month 7th PM 5:13 in 12hour system.

Register	Registers of Alarm_Wk.			Bit layout.							
	D7	D6	D5	D4	D3	D2	D1	D0			
8h in Bank0.	Minutes	0	0	0	1	0	0	1	1		
9h in Bank0.	Hours	0	0	1	0	0	1	0	1		
Bh in Bank1.	Days	1	0	0	0	0	1	1	1		
Ch in Bank1.	Month	0	х	х	х	х	х	х	Х		

Ex.3) Every day 23:45.

Registers of		Bit layout.							
	D7	D6	D5	D4	D3	D2	D1	D0	
8h in Bank0.	Minutes	0	1	0	0	0	1	0	1
9h in Bank0.	Hours	0	0	1	0	0	0	1	1
Bh in Bank1.	Days	0	х	х	х	х	х	х	х
Ch in Bank1.	Month	0	х	х	x	х	х	х	х

Note: The value of "x" does not affect Alarm function.

7) WkAFG (MoAFG) bit

These bits are valid only when the WkALE (MoALE) bit value is "1". The WkAFG (MoAFG)bit set to "1" when Alarm Wk (Alarm Mo) has occurred.

The INTRB (INTRA) =	"L" status	s that is set at this	time can be set to	OFF by writin	g a "0" to this bit.

WkAFG (MoAFG)	Data	Description	
Write	0	INTRB (INTRA) pin = OFF = Hi-z	* Default
vviite	1	Can not write 1.	
Read	0	Alarm_Wk (Alarm Mo) time setting does not match current time. This bit's value is always "0" when the WkALE (MoALE) bit's setting is "0")	* Default
	1	Alarm_Wk occurred. This bit value"1" is kept until cleared to zero.	

8.7.5 Alarm_Mo function

The Alarm_Mo function generates interrupt signals (output via the INTRA pin) that correspond to specified month, date, hours and minutes. A polling function is also provided to enable checking of each alarm mode by the host.

Related registers

U									
Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1h inBank0	Minutes	_	M40	M20	M10	M8	M4	M2	M1
2h in Bank0	Hours	_	—	H20 P , /A	H10	H8	H4	H2	H1
4h in Bank0	Day of month	_	—	D20	D10	D8	D4	D2	D1
5h Bank0	Months		—	—	MO10	MO8	MO4	MO2	MO1
Bh Bank0	Alarm_Mo ; Minute	*	MoM40	MoM20	MoM10	MoM8	MoM4	MoM2	MoM1
Ch Bank0	Alarm_Mo ; Hour	*	*	MoH20 Mo P/ A	MoH10	MoH8	MoH4	MoH2	MoH1
Bh Bank1	Alarm_Mo ; Day	DYE	*	MoD20	MoD10	MoD8	MoD4	MoD2	MoD1
Ch Bank1	Alarm_Mo ; Month	MOE	*	*	MoMO10	MoMO8	MoMO4	MoMO2	MoMO1
Eh	Control 1 (Default)	WkALE (0)	MoALE (0)	DBSL (0)	EDEN (0)	TEST (0)	CT2 (0)	CT1 (0)	CT0 (0)
Fh	Control 2	BANK TSFG	VDET	XSTP	PON	EDFG	CTFG	WkAFG	MoAFG
	(Default)	(0)	(1)	(1)	(1)	(0)	(0)	(0)	(0)

*1) The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

*2) " - " are read-only bits. The read value of these bits are always "0". Writing is null and void.

• When the Alarm_Mo setting matches the current time, INTRA pin is set to "L" and the MoALE bit is set to "1".

Note: If the current date/time is used as the Alarm_Mo setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).

• During 24-hour clock operation, the "Alarm_Mo; Hours" register's bit 5 (MoH20, MoP, /A) functions as MoH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.

1) MoALE bit

This bit is used to set up the Alarm_Mo function.

MoALE	Data	Description	
	0	Alarm_Mo, match comparison operation invalid	* Default
Write / Read	1	Alarm_Mo, match comparison operation valid (INTRA = "L" when match occurs)	

* When using the Alarm_Mo function, first set this MoALE bit value as "0," then stop the function. Next, set current time and date, and reset the MoAFG bit. Finally, set "1" to the MoALE bit for Alarm_Mo function as valid.

The reason for first setting the MoALE bit value as "0" is to prevent INTRA = "L" output in the event that a match between the current time and alarm setting occurs while the alarm setting is still being made.

2) MoAFG bit

This bit is valid only when the MoALE bit value is "1". When a match occurs between the Alarm_Mo setting and the current time, the MoAFG bit value becomes "1" approximately 61 μ s afterward. (There is no effect when the MoALE bit becomes "0".)

MoAFG	Data	Description	
Write	0	INTRA pin = OFF (Hi-z) (only when the Event detection output is OFF)	* Default
white	1	Can not write 1.	
Read	0	Alarm_Mo time setting does not match current time (This bit's value is always "0" when the MoALE bit's setting is "0")	* Default
Reau	1	Alarm_Mo time setting matches current time (result is that bit value is held until cleared to zero)	

The INTRA = "L" status that is set at this time can be set to OFF by writing a "0" to this bit.

* When a "0" is written to the MoAFG bit, provisionally the MoAFG bit value is "0" and the INTRA pin status is OFF (Hi-z). However, as long as the MoALE bit value is "1" the Alarm_Mo function continues to operate, and Alarm_Mo occurs again the next time the same specified time arrives.

You can stop Alarm_Mo from occurring by writing "0" to the MoALE bit to set this function as invalid.

8.7.6 Alarm_Wk function

The Alarm_Wk function generates interrupt signals (output via the INTRB pin) that correspond to specified days, hours, and minutes. For description of the Alarm Wk function, which supports only hour and minute data, see "8.6. Alarm Wk Function". Multiple day settings can be selected (such as Monday, Wednesday, Friday, Saturday, and Sunday). A polling function is also provided to enable checking of each alarm mode by the host.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
1	Minutes		M40	M20	M10	M8	M4	M2	M1
2	Hours	/12, 24		H20 P, /A	H10	H8	H4	H2	H1
3	Days	_				—	W4	W2	W1
8	Alarm_Wk ; Minute	_	WkM40	WkM20	WkM10	WkM8	WkM4	WkM2	WkM1
9	Alarm_Wk ; Hour	_		WkH20 WkP, /A	WkH10	WkH8	WkH4	WkH2	WkH1
А	Alarm_Wk ; Day		WkW6	WkW5	WkW4	WkW3	WkW2	WkW1	WkW0
E	Control 1	WkALE	MoALE	DBSL	EDEN	TEST	CT2	CT1	CT0
F	(Default) Control 2	(0) BANK TSFG	(0) VDET	XSTP	(0) PON	(0) EDFG	(0) CTFG	(0) WkAFG	(0) MoAFG
	(Default)	(0)	(0)	(-)	(1)	(0)	(0)	(0)	(0)

*1) The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

*2) "o" indicates write-protected bits. A zero is always read from these bits.

*3) " - " are read-only bits. The read value of these bits are always "0". Writing is null and void.

 When the Alarm_Wk setting matches the current time, INTRB pin is set to "L" and the WkALE bit is set to "1". Note: If the current date/time is used as the Alarm_Wk setting, the alarm will not occur until the counter counts up to the current date/time (i.e., an alarm will occur next time, not immediately).

• During 24-hour clock operation, the "Alarm_Wk ; Hours" register's bit 5 (WkH20, WkP, /A) functions as WkH20 (two-digit hour display), and during 12-hour clock operation it functions as an AM/PM indicator.

• When the Alarm_Wk function's day values (WkW6 to WkW0) are all "0" Alarm_Wk does not occur.

1) WkALE bit

This bit is used to set up the Alarm Wk function to generate alarms matching Weekday, hours and minutes.

WkALE	Data	Description	
	0	Alarm_Wk, match comparison operation invalid	* Default
Write / Read	1	Alarm_Wk, match comparison operation valid (INTRB = "L" when match occurs)	

* When using the Alarm Wk function, first set this WkALE bit value as "0," then stop the function. Next, set the weekday, hour, minute, and the WkAFG bit. Finally, set "1" to the WkALE bit to set the Alarm_Wk function as valid. The reason for first setting the WkALE bit value as "0" is to prevent INTRB = "L" output in the event that a match between the current time and alarm setting occurs while the alarm setting is still being made.

2) WkAFG bit

This bit is valid only when the WkALE bit value is "1". When a match occurs between the Alarm_Wk setting and the current time, the WkAFG bit value becomes "1" approximately 61 µs afterward. (There is no effect when the WkALE bit becomes "0".)

The INTRB = "L" status that is set at this time can be set to OFF by writing a "0" to this bit.

WkAFG	Data	Description	
Write	0	INTRB pin = OFF (Hi-z)	* Default
white	1	Can not write 1.	
Read	0	Alarm_Wk time setting does not match current time (This bit's value is always "0" when the WkALE bit's setting is "0")	* Default
Reau	1	Alarm_Wk setting matches current time (Result is that bit value is held until cleared to zero)	

When a "0" is written to the WkAFG bit, the INTRB pin status is OFF (Hi-z).

However, as long as the WkALE bit value is "1" the Alarm_Wk function continues to operate, and Alarm_Wk occurs again the next time the same specified time arrives.

You can stop next Alarm_Wk by writing "0" to the WkALE bit.

3) /12, 24 bit

This bit is used to select between 12-hour clock operation and 24-hour clock operation.

/12,24	Data	Description	Address 2 (Hours register) data [h] during 24-hour and 12-hour clock operation modes					
			24-hour clock	12-hour clock	24-hour clock	12-hour clock		
			00	12 (AM 12)	12	32 (PM 12)		
0	12-hour clock	01	01 (AM 01)	13	21 (PM 01)			
		02	02 (AM 02)	14	22 (PM 02)			
			03	03 (AM 03)	15	23 (PM 03)		
			04	04 (AM 04)	16	24 (PM 04)		
Write / Read			05	05 (AM 05)	17	25 (PM 05)		
			06	06 (AM 06)	18	26 (PM 06)		
			07	07 (AM 07)	19	27 (PM 07)		
	1	24-hour clock	08	08 (AM 08)	20	28 (PM 08)		
	I		09	09 (AM 09)	21	29 (PM 09)		
			10	10 (AM 10)	22	30 (PM 10)		
			11	11 (AM 11)	23	31 (PM 11)		

* Be sure to select between 12-hour and 24-hour clock operation before writing the time data.

4) Day setting

The following table shows the correspondence between the current day (W4, W2, W1) and the Alarm_Wk day (WkW6 to WkW0). Be sure to set a "1" to the Alarm_Wk day when the alarm will occur. (An alarm will not occur for any day that has a "0" setting.)

It is possible to enter settings for several days at the same time, in which case be sure to set a "1" for each day (among WkW6 to WkW0) in which an alarm will occur.

Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
Alarm_Wk ; Day		WkW6	WkW5	WkW4	WkW3	WkW2	WkW1	WkW0
Target day(s) (W4,W2,W1)	-	Saturday (1, 1, 0)	Friday (1, 0, 1)	Thursday (1, 0, 0)	Wednesday (0, 1, 1)	Tuesday (0, 1, 0)	Monday (0, 0, 1)	Sunday (0, 0, 0)

8.7.7 Alarm setting examples

Examples of settings for alarm usage are shown below.

	ls (example)			Alarm_Wk ; Minute Minute (hexadecimal)							
	• • •	WkW 6 Sat	WkW 5 Fri	WkW 4 Thu	WkW 3 Wed	2	WkW 1 Mon	0	24-hour clock	12-hour clock	12- & 24-hour clock
Every day	at 00:00 AM	1	1	1	1	1	1	1	00h hours	12h hours	00h min
Every day	at 01:30 AM	1	1	1	1	1	1	1	01h hours	01h hours	30h min
Every day	at 11:59 AM	1	1	1	1	1	1	1	11h hours	11h hours	59h min
Mon to Fri	at 12:00 PM	0	1	1	1	1	1	0	12h hours	32h hours	00h min
Sunday	Sunday at 01:30 PM		0	0	0	0	0	1	13h hours	21h hours	30h min
Mon/Wed/Fri	at 11:59 PM	0	1	0	1	0	1	0	23h hours	31h hours	59h min

8.7.8 (WkAFG, MoAFG) and (INTRA, INTRB) output.



8.8. The various detection Functions

The detection functions include detection of power-on resets, oscillation stops, and supply voltage drops, as well as reporting of detection results in corresponding bits of the address Fh (Control 2) register.

The status of the power supply, oscillation circuit, and clock can be confirmed by checking these results.

* Note with caution that detection functions may not operate correctly when power flickers occur.

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
F	Control 2	BANK TSFG	VDET	XSTP	PON	EDFG	CTFG	WkAFG	MoAFG
	(Default)	(0)	(1)	(1)	(1)	(0)	(0)	(0)	(0)

*1) The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

8.8.1. Power-on reset detection

This function detects when a power-on reset occurs. When a power-on reset is detected, the PON bit value becomes "1". A reset is detected when a power-on from 0 V has occurred, including when the power-on reset from 0 V occurred due to a supply voltage drop.

1) PON bit

This bit indicates the detection results when a power-on reset has occurred.

The power-on reset function operates when a power-on from 0 V has occurred, including when a power-on reset from 0 V occurred due to a supply voltage drop. When this function operates, the PON bit value becomes "1". The XSTP and VDET bits can be used in combination to determine the valid/invalid status of the clock and calendar data.

PON	Data	Description	
Write	0	Clears PON bit to zero and sets up for next detection operation	
white	1	Can not write 1.	
Deed	0	Power-on reset was not detected	
Read	1	Power-on reset was detected * De (result is that bit value is held until cleared to zero)	efault

* When PON = "1", all bits in the Alarm_Wk, Alarm_Mo, RAM, Digital Offset, Control 1 and Control 2 registers except for the PON and XSTP bits are reset to "0".

This stops (sets Hi-Z for) output from the INTRA and INTRB pins.

2) Status of other bits when power-on reset is detected

• Internal initialization status during a power-on reset

Address	Function	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
7	Digital Offset	TEST	F6	F5	F4	F3	F2	F1	F0
-	(Default)	(0)	(0)	(0)	(0)	(0)	(0)	(0)	(0)
	Control 1	WkALE	MoALE	DBSL	EDEN	TEST	CT2	CT1	CT0
–	(Default)	(0)	(0)	(-)	(0)	(0)	(0)	(0)	(0)
F	Control 2	BANK TSFG	VDLOW	XSTP	PON	EDFG	CTFG	WkAFG	MoAFG
	(Default)	(0)	(1)	(1)	(1)	(0)	(0)	(0)	(0)

*1) The default value is the value that is read (or is set internally) after the PON bit has been set to "1," such as after powering up from 0 V or recovering from a supply voltage drop.

*2) " - " are read-only bits. The read value of these bits are always "0". Writing is null and void.

*3) At this point, all other register bits are undefined, so be sure to perform a reset before using the module.

Also, be sure to avoid entering incorrect date and time data, as clock operations are not guaranteed when the time data is incorrect.

8.8.2. Oscillation stop detection

This function detects when internal oscillation has stopped. When an oscillation stop is detected, the XSTP bit value becomes "0".

If a "1" has already been written to the XSTP bit, the XSTP bit is cleared to zero when stopping of internal oscillation is detected, so this function can be used to determine whether or not an oscillation stop has occurred previously, such as after recovery from a backup.

1)	XSTP	bit
---	---	------	-----

XSTP	Data	Description
Write	1	Setting prohibited (do not set this bit value, even though it has no effect)
white	0	Can not write 1.
Read	1	Oscillation stop was detected (result is that bit value is held until a "1" is written)
Read	0	Oscillation stop was not detected. The logic of this bit is reverse of RX-8025.

This bit indicates the oscillation stop detection function's detection results

2) Notes

For a normal operation of an oscillation stop detection function, the input of a signal beyond rating and a momentary blackout must not be given.

Please restrain fluctuation of a power supply as shown in a figure when a battery is used.

After big supply fluctuation occurs, maybe internal data are broken, and the XSTP bit value does not changes from "0".

so be sure to avoid input of big chattering. The logic of this bit is reverse of RX-8025. Example of voltage fluctuation that makes oscillation stop hard to detect

VDD

8.8.3. Battery voltage drop detection

This function detects BAT terminal voltage drop. Detection of a voltage drop sets the VDET bit to "1".

1) VDET bit

) • = = • • •			
VDET	Data	Description	
Write	0	Restarts the VBAT drop detection operation and sets up for next VBAT drop detection operation	
White	1	Can not write 1.	
Deed	0	VBAT drop was not detected	
Read	1	VBAT drop was detected. This drop etection result is maintained till VDET is cleared.	* Default

3) Note

To reduce current consumption while monitoring the supply voltage, the supply voltage monitor circuit samples for only 7.8 ms during each second, as shown at right. Sampling is stopped once the VDET bit = "1". (Clear the VDET bit to zero to resume operation of the detection function.)



8.9 Overview of I2C-BUS

The I²C bus supports bi-directional communications via two signal lines: the SDA (data) line and SCL (clock) line. A combination of these two signals is used to transmit and receive communication start/stop signals, data transfer signals, acknowledge signals, and so on.

Both the SCL and SDA signals are held at high level whenever communications are not being performed. The starting and stopping of communications is controlled at the rising edge or falling edge of SDA while SCL is at high level. During data transfers, data changes that occur on the SDA line are performed while the SCL line is at low level, and on the receiving side the data is captured while the SCL line is at high level. In either case, the data is transferred via the SCL line at a rate of one bit per clock pulse. The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device and the receiving device responds to communications only when its slave address matches the slave address in the received data.

8.9.1. System configuration

All ports connected to the I^2C bus must be either open drain or open collector ports in order to enable AND connections to multiple devices.

SCL and SDA are both connected to the VDD line via a pull-up resistance. Consequently, SCL and SDA are both held at high level when the bus is released (when communication is not being performed).



Any device that controls the transmission and reception of data is defined as a master device and any device that is controlled by a master device is defined as a slave device.

Also, any device that transmits data is defined as a transmitter and any device that receives data is defined as a receiver.

In the case of RX-8035, controllers such as a CPU are defined as master devices and the RX-8035 is defined as a slave device. When a device is used for both transmitting and receiving data, it is defined as either a transmitter or receiver depending on these conditions.

Note

When a crystal oscillation is stopping, RX-8035 cannot output ACK signal in I2C access. Therefore, In initial-power-ON, please access RX-8035, after crystal oscillation started. Internal crystal start-up time are 300ms. (Typ.)



- 1) START condition, repeated START condition, and STOP condition
 - (1) START condition
 - This condition regulates how communications on the I²C-BUS are started. SDA level changes from high to low while SCL is at high level
 - (2) STOP condition
 - This condition regulates how communications on the I²C-BUS are terminated. SDA level changes from low to high while SCL is at high level
 - (3) Repeated START condition (RESTART condition)
 - In some cases, the START condition occurs between a previous START condition and the next STOP condition, in which case the second START condition is distinguished as a RESTART condition. Since the required status is the same as for the START condition, the SDA level changes from high to low while SCL is at high level.
- 2) Caution points
 - *1) The master device always controls the START, RESTART, and STOP conditions for communications.
 - *2) The master device does not impose any restrictions on the timing by which STOP conditions affect transmissions, so communications can be forcibly stopped at any time while in progress. (However, this is only when this RX-8035 is in receiver mode (data reception mode = SDA released).
 - *3) When communicating with RX-8035, the series of operations from transmitting the START condition to transmitting the STOP condition should occur within 0.5 seconds. (A RESTART condition may be sent between a START condition and STOP condition, but even in such cases the series of operations from transmitting the START condition to transmitting the STOP condition should still occur within 0.5 seconds.)

If this series of operations requires 0.5 to 1.0 seconds or longer, the I²C bus interface will be automatically cleared and set to standby mode by RX-8035 bus timeout function. Note with caution that both write and read operations are invalid for communications that occur during or after this auto clearing operation. (When the read operation is invalid, all data that is read has a value of "1"). Restarting of communications begins with transfer of the START condition again.

*4) When communicating with RX-8035, wait at least 62 µs between transferring a STOP condition (to stop communications) and transferring the next START condition (to start the next round of communications). (If any carries occur in the time data during this communication period, corrections are made during this period.)



8.9.3. Data transfers and acknowledge responses during I2C-BUS communications

1) Data transfers

Data transfers are performed in 8-bit (1 byte) units once the START condition has occurred. There is no limit on the amount (bytes) of data that are transferred between the START condition and STOP condition. (However, the transfer time must be no longer than 0.5 seconds and access to the address Dh (Reserved) register is prohibited.)

The address auto increment function operates during both write and read operations. After address Fh, incrementation goes to address 0h.

Updating of data on the transmitter (transmitting side)'s SDA line is performed while the SCL line is at low level. The receiver (receiving side) captures data while the SCL line is at high level.



- * Note with caution that if the SDA data is changed while the SCL line is at high level, it will be treated as a START, RESTART, or STOP condition.
- 2) Data acknowledge response (ACK signal)

When transferring data, the receiver generates a confirmation response (ACK signal, low active) each time an 8-bit data segment is received. If there is no ACK signal from the receiver, it indicates that normal communication has not been established. (This does not include instances where the master device intentionally does not generate an ACK signal.)

Immediately after the falling edge of the clock pulse corresponding to the 8th bit of data on the SCL line, the transmitter releases the SDA line and the receiver sets the SDA line to low (= acknowledge) level.



After transmitting the ACK signal, if the Master remains the receiver for transfer of the next byte, the SDA is released at the falling edge of the clock corresponding to the 9th bit of data on the SCL line. Data transfer resumes when the Master becomes the transmitter.

When the Master is the receiver, if the Master does not send an ACK signal in response to the last byte sent from the slave, that indicates to the transmitter that data transfer has ended. At that point, the transmitter continues to release the SDA and awaits a STOP condition from the Master.

8.9.4. Slave address

The I²C bus device does not include a chip select pin such as is found in ordinary logic devices. Instead of using a chip select pin, slave addresses are allocated to each device.

All communications begin with transmitting the [START condition] + [slave address (+ R/W specification)]. The receiving device responds to this communication only when the specified slave address it has received matches its own slave address.

/			bit Sidv		55 duning	<i>y</i> 0 bit ti	anoicio.			
		Transfor data			Sla	ve addre	ess			R / W bit
		Transfer data	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0
	Read	65 h	0	1	1	0	0	1	0	1 (= Read)
	Write	64 h	0		1	U	0	I	U	0 (= Write)

Slave addresses have a fixed length of 7 bits. RX-8035 slave address is [0110 010*]. An R/W bit ("*" above) is added to each 7-bit slave address during 8-bit transfers.



8.9.5. I2C bus's basic transfer format

• The write/read steps are illustrated below.

1

Master is transmitter (sending side), RTC is receiver (receiving side)
Master is receiver (receiving side), RTC is transmitter (sending side)



A Master
Master does not respond

Confirmation response from

Confirmation response from RTC

Α

1) Write via I²C bus

• The steps for writing via the I²C bus are shown below.

s	0	Sla 1	ve ad	dres 0	s (7 b 0	oits) 1	0	Write O	A	Address setting 0 h ~ F h (+1)	Transfer mode 0 h (+1)	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit O	A	Ρ
	S	lave a	ddres	is + 1	write	spec	ificat	ion		Address + transfer i *1) Specifies the writ *2) Specifies the write	e start address.					Write	e data	1				

2) Read via I²C bus

(1) Standard read method for I²C bus

• The steps for standard reading of the I^2 C bus are shown below.



(2) Simplified read method

• RX-8035 also provides a special read method that uses fewer read steps.



(3) Read method from address Fh, with no specified start address for read operation

 Only when reading from address Fh (Fh → 0h → 1h → 2h, etc.) can a read operation be performed without specifying the read start address or the transfer mode.

S		0	Sla 1	ve ad	idres 0	65 (7		ts) 1	0	Read 1	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit O	A	bit 7	bit 6	bit 5	bit 4	bit 3	bit 2	bit 1	bit 0	/A	Ρ
		Slave address + read specification						on				D	ata r	ead ('	I)						D	ata re	ead (2	2)			N o			
	Slave address + read specification * Indicates next byte will be read.									ince r ad fro				ecified	l, data	is		fu	nctior	n is us		read	menta data			A C K				

* The above steps are an example of transfers of one or two bytes only. There is no limit to the number of bytes transferred during actual communications. (However, the transfer time must be no longer than 0.5 seconds and access to the address Dh (Reserved) register is prohibited.)

9. External Connection Example



Note : Pull-up resistor connections.

SCL and SDA

Connect to the system-power-supply .

- INTRA , INTRB
- When , uses these interrupt signals at battery backup, connect these pins to VOUT terminal.(10mA Max.)

10. External Dimensions / Marking Layout



11. Reference Data



12. Application notes

1) Notes on handling

This module uses a C-MOS IC to realize low power consumption. Carefully note the following cautions when handling.

(1) Static electricity

While this module has built-in circuitry designed to protect it against electrostatic discharge, the chip could still be damaged by a large discharge of static electricity. Containers used for packing and transport should be constructed of conductive materials. In addition, only soldering irons, measurement circuits, and other such devices which do not leak high voltage should be used with this module, which should also be grounded when such devices are being used.

(2) Noise

If a signal with excessive external noise is applied to the power supply or input pins, the device may malfunction or "latch up." In order to ensure stable operation, connect a filter capacitor (preferably ceramic) of greater that 0.1 µF as close as possible to the power supply pins (between VDD and GNDs). Also, avoid placing any device that generates high level of electronic noise near this module. * Do not connect signal lines to the shaded area in the figure shown in Fig. 1 and, if possible, embed this area in a GND land.

(3) Voltage levels of input pins

When the input pins are at the mid-level, this will cause increased current consumption and a reduced noise margin, and can impair the functioning of the device. Therefore, try as much as possible to apply the voltage level close to VDD or GND.

(4) Handling of unused pins

Since the input impedance of the input pins is extremely high, operating the device with these pins in the open circuit state can lead to unstable voltage level and malfunctions due to noise. Therefore, pull-up or pull-down resistors should be provided for all unused input pins.

2) Notes on packaging

(1) Soldering heat resistance.

If the temperature within the package exceeds +260 °C, the characteristics of the crystal oscillator will be degraded and it may be damaged. The reflow conditions within our reflow profile is recommended. Therefore, always check the mounting temperature and time before mounting this device. Also, check again if the mounting conditions are later changed.

* See Fig. 2 profile for our evaluation of Soldering heat resistance for reference.

(2) Packaging equipment

This product uses a molded package whose back contains glass.

Therefore, it is possible for shocks during packaging to cause product breakage, depending on the packaging machinery and conditions. Please be sure to check that the load placed on products during packaging is as low as possible (low speeds during loading onto the substrate, low chuck forces, etc.) before using packaging equipment.

Carry out the same checks when changing packaging conditions.

The presence of foreign objects between this product and the packaging substrate may result in product breakage.

Guard against introduction of foreign objects during packaging.

Also, carry out measures to eliminate static electricity during packaging of and operations with this product.

(3) Ultrasonic cleaning

Depending on the usage conditions, there is a possibility that the crystal oscillator will be damaged by resonance during ultrasonic cleaning. Since the conditions under which ultrasonic cleaning is carried out (the type of cleaner, power level, time, state of the inside of the cleaning vessel, etc.) vary widely, this device is not warranted against damage during ultrasonic cleaning.

(4) Mounting orientation

This device can be damaged if it is mounted in the wrong orientation. Always confirm the orientation of the device before mounting.

(5) Leakage between pins

Leakage between pins may occur if the power is turned on while the device has condensation or dirt on it. Make sure the device is dry and clean before supplying power to it.

(6) Stop using the glue

Any glue must never use it after soldering RTC to a circuit board.

This product has glass on the back side of a package.

When glue invasions between circuit board side and glass side, then glass cracks by thermal expansion of glue.

In this case a crystal oscillation stops

Consider glue abolition or glue do not touch to RTC.



Application Manual

AMERICA

EPSON ELECTRONICS AMERICA, INC.

HEADQUARTER	214 Devcon Drive, San Jose, CA 95112, U.S.A.
	Phone: (1)800-228-3964
	FAX :(1)408-922-0238
	http://www.eea.epson.com
Chicago Office	1827 Walden Office Square. Suite 520 Schaumburg, IL 60173, U.S.A. Phone: (1)847-925-8350
	Fax: (1)847 925-8965
El Segundo Office	1960 E. Grand Ave., 2nd Floor, El Segundo, CA 90245, U.S.A. Phone: (1)800-249-7730 (Toll free) : (1)310-955-5300 (Main) Fax: (1)310-955-5400

EUROPE

EPSON EUROPE ELECTRONICS GmbH

HEADQUARTER	Riesstrasse 15, 80992 Munich, Germany
	Phone: (49)-(0)89-14005-0 Fax: (49)-(0)89-14005-110
	http://www.epson-electronics.de

ASIA

EPSON (China) CO., LTD.		
HEADQUARTER	7F, Jinbao Building No.89 Jinbao Street Dongcheng District, Beijing, China, 100005	
	Phone: (86) 10-8522-1199 Fax: (86) 10-8522-1120 http://www.epson.com.cn/ed/	
Shanghai Branch	High-Tech Building,900 Yishan Road Shanghai 200233,China	
	Phone: (86) 21-5423-5577 Fax: (86) 21-5423-4677	
Shenzhen Branch	12/F, Dawning Mansion,#12 Keji South Road, Hi-Tech Park,Shenzhen, China Phone: (86) 755-2699-3828 Fax: (86) 755-2699-3838	
EPSON HONG KONG LTD.		
	Unit 715-723 7/F Trade Square, 681 Cheung Sha Wan Road, Kowloon, Hong Kong	
	Phone: (86) 755-2699-3828 (Shenzhen Branch) Fax: (86) 755-2699-3838 (Shenzhen Branch)	
	http://www.epson.com.hk	
EPSON TAIWAN TECHNO		
	14F, No.7, Song Ren Road, Taipei 110 Phone: (886) 2-8786-6688 Fax: (886)2-8786-6660	
	http://www.epson.com.tw/ElectronicComponent	
EPSON SINGAPORE PTE, LTD.		
	No 1 HarbourFront Place, #03-02 HarbourFront Tower One, Singapore 098633.	
	Phone: (65)- 6586-5500 Fax: (65) 6271-3182	
	http://www.epson.com.sg/epson_singapore/electronic_devices/electronic_devices.page	
SEIKO EPSON CORPORATION KOREA Office		
	5F (63Bldg.,Yoido-dong) 50, 63-ro, Yeongdeungpo-gu, Seoul, 150-763, Korea Phone: (82) 2-784-6027 Fax: (82) 2-767-3677 http://www.epson-device.co.kr	

SEIKO EPSON CORPORATION

Distributor

Electronic devices information on WWW server

http://www5.epsondevice.com/en/guartz/index.html